


it brings the address of data and the next data



Cache memory  
+ Micro controller

The problem that may be  
the core changes the var  
value and core 2 didn't  
get the new change  
it still has the old value


Cache coherence


Register file → is the fastest  
memory

↳ it allows to change the variable  
in all controllers

then the cache


$$\text{Hit ratio} = \frac{\# \text{ hits}}{\# \text{ total}}$$







Date: \_\_\_\_\_ Subject: \_\_\_\_\_

FPU & MPU & MMU





module to deal with float numbers




Linux RTOS

hypervisor layer




Memory management Unit (MMU)

APP → 8 GB





It's more related to Embedded Linux








## Internal Arch



Each one has unique address




## I/O (Harvard)



Bus set ① (Load/store)  
→ C-language


Bus set ③  
Assembly I/O

## Arch



## ⇒ Pipe Lining

f    d    e  
 fetch   decode   execute



Von-ne ⇒ Can't support pipelining  
 Harvard ⇒ support pipelining

RISC → support pipelining


one clock cycle finishes the instruction

CISC → ~~not~~ don't support

MC → n bit

↳ data bus


MIPS → Million instruction Per-sec  
 ex 16 MIPS  
 ↓  
 1 clock cycle



RISC → 1 inst → 1 cycle

8 MHz / s → 8 MIPS

clock → f  
 e  
 d  
 ↳ square clock



$$T \rightarrow f = \frac{1}{T} = 8 \text{ MHz}$$




Date: \_\_\_\_\_

Subject: \_\_\_\_\_

## Clock System


Electrical  
RC-Oscillator



Mechanical

material

ceramic crystal



	RC	Ceramic	Crystal
Size	↓	In between	↑
Acc	↓ (x)	~	↑ (✓)
Setting time	↑	~	↓ (✓)
Noise Immunity			
↳ Temp	↓	↑ ✓	↑ ✓
↳ EMI	↓	↑ ✓	↑ ✓
↳ Vibra	↑ (✓)	↓ x	↓ x

## Connection

Memory

ES

ex device (GPIO)

(Base) + (offset)

Range

Port mapped

# CPU #

Date:                     

Subject:                     

## Technical Reference Manual

TRM



Tech (Ref-Man)



it contains the specs.

GPIO Base 0x0  
End 0x0

← Memorymap →

↳ GPIO

-DR 0x0+Base  
-ODR  
-TR

Ex Sw to run a Led s. we should put high on its pin.

① Pointer → DR → 1 (O/P)  
                    ↓  
                    (Base+offset)  
                    \*

② Pointer → ODR → 1 (H)

The CPU initiate transaction

in master ①

→ transaction (offset)  
                    ↓  
                    address  
Size ←      → data


Size ←      → data (1)

(4 byte) address in the  
                    Base      master ②  
                    (GPIO)



Ex

We increase  
the range  
to prevent  
any problem  
to happen



$m_1 \rightarrow 0x0$   
-size  
(8 byte)

"12 Byte"

$X > 12B$

Reserved

## Bus Bridges

