# <sup>1</sup> COMPOSED BY SADIA ALI SADIIII⊚

# MIDTERM EXAMINATION Spring 2009 CS302- Digital Logic Design (Session - 1)

 Question No: 1 (Marks: 1) - Please choose one	
In the binary number "10011" the weight of the most significant digit is	
<b>≥</b> 2 <sup>4</sup> (2 raise to power 4)	
<ul> <li>≥ 2³ (2 raise to power 3)</li> <li>≥ 2⁰ (2 raise to power 0)</li> </ul>	
► 2¹ (2 raise to power 1)	
Ougstion No. 2 (Marks, 1) Please shoots and	
Question No: 2 (Marks: 1) - Please choose one  An S-R latch can be implemented by using gates	
► AND, OR ► NAND, NOR	
NAND, XOR	
► NOT, XOR	
Question No: 3 (Marks: 1) - Please choose one	
A latch has stable states	
▶ One	
► Two	
Three	
► Four	
Question No: 4 (Marks: 1) - Please choose one	
Sequential circuits have storage elements	
<b>►</b> True	
► False	
Question No: 5 (Marks: 1) - Please choose one	
The ABEL symbol for "XOR" operation is	
<b>&gt;</b> \$_	
<u> </u>	

2 COLEDONE DIL CADIA ALL CADIMO	
<sup>2</sup> COMPOSED BY SADIA ALI SADIIII ⊚	
<b>&gt;</b> !	
<u>► &amp;</u>	
Question No: 6 (Marks: 1) - Please choose one	
A Demultiplexer is not available commercially.	
▶ True	
► False	
Question No: 7 (Marks: 1) - Please choose one	
Using multiplexer as parallel to serial converter requires	
connected to the multiplexer	
► A parallel to serial converter circuit	
► A counter circuit	
<ul><li>A BCD to Decimal decoder</li><li>A 2-to-8 bit decoder</li></ul>	
A 2-to-o bit decoder	
Question No: 8 (Marks: 1) - Please choose one	
The device shown here is most likely a	
D <sub>0</sub> — D <sub>1</sub>	
D <sub>2</sub> —	
D <sub>3</sub> — Y	
s <sub>0</sub> — '	
S <sub>1</sub> —	
<u>EN</u> —o	
► Comparator	
<u> </u>	
<u>▶ Demultiplexer</u>	
▶ Parity generator	
Question No: 9 (Marks: 1) - Please choose one	
The main use of the Multiplexer is to	
► Select data from multiple sources and to route it to a single	
<u>Destination</u>	
Select data from Single source and to route it to a multiple	

Destinations  Solvet data from Single source and to route to single destination	
<ul> <li>Select data from Single source and to route to single destination</li> <li>Select data from multiple sources and to route to multiple destinations</li> </ul>	
Question No: 10 (Marks: 1) - Please choose one	
A logic circuit with an output $<$ PRIVATE "TYPE=PICT;ALT= mcq5_01700.gif"> $\times$ = $\overline{A}$ B C + $\overline{A}$ B C consists of	
<ul> <li>▶ two AND gates, two OR gates, two inverters</li> <li>▶ three AND gates, two OR gates, one inverter</li> <li>▶ two AND gates, one OR gate, two inverters</li> <li>▶ two AND gates, one OR gate</li> </ul>	
Question No: 11 (Marks: 1) - Please choose one  The binary value of 1010 is converted to the product term ĀΒѾΟ	
► True  False  Question No: 12 (Marks: 1) - Please choose one  The 3-variable Karnaugh Map (K-Map) has cells for min or max terms	
▶ 4         ▶ 8         ▶ 12         ▶ 16	
Question No: 13 (Marks: 1) - Please choose one Following is standard POS expression	
(A+B+C+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)(A+B+C+D)	

# <sup>4</sup> COMPOSED BY SADIA ALI SADIIII ⊚

The output of the expression F=A+B+C will be Logic when A=0, B=1, C=1. the symbol'+' here represents OR Gate.

- Undefined
- ► One
- ▶ Zero
- ▶ 10 (binary)


Ouestion No: 15 (Marks: 1) - Please choose one

The Extended ASCII Code (American Standard Code for Information Interchange) is a code

- ▶ 2-bit
  - ► 7-bit
- ► 8-bit
- <u>► 16-bit</u>

## Question No: 16 (Marks: 1) - Please choose one

The diagram given below represents



- Demorgans law
  - Associative law
  - **▶** Product of sum form
- Sum of product form

## Question No: 17 (Marks: 1)

## How can a PLD be programmed?

PLDs are programmed with the help of computer which runs the programming

software. The computer is connected to a programmer socket in which the PLD is inserted for programming. PLDs can also be programmed when they are installed on a circuit board

## Question No: 18 (Marks: 1)

## <sup>5</sup> COMPOSED BY SADIA ALI SADIIII◎

## **How many input and output bits do a Half-Adder contain?**

The Half-Adder has a 2-bit input and a 2-bit output.

Question No: 19 (Marks: 2)

Explain the difference between 1-to-4 Demultiplexer 2-to-4 Binary Decoder?

The circuit of the 1-to-4 Demultiplexer is similar to the 2-to-4 Binary Decoder

described earlier figure 16.9. The only difference between the two is the addition of the Data Input line, which is used as enable line in the 2-to-4 Decoder circuit figure

Question No: 20 (Marks: 3)

Name the three declarations that are included in "declaration section" of the module that is created when an Input (source) file is created in ABEL.

Device declaration, pin declarations and set declarations.

Question No: 21 (Marks: 5)

Explain with example how noise affects Operation of a CMOS AND Gate circuit.

Two CMOS 5 volt series AND gates are connected together. Figure 7.3

The first AND gate has both its inputs connected to logic high, therefore the output of the gate is guaranteed to be logic high. The logic high voltage output of the first AND gate is assumed to be 4.6 volts well within the valid VoH range of 5-4.4 volts. Assume the same noise signal (as described earlier) is added to the output signal of the first AND gate.

Question No: 22 (Marks: 10)

<u>explain the SOP based implementation of the Adjacent 1s Detector</u> Circuit

The Adjacent 1s Detector accepts 4-bit inputs. If two adjacent 1s are detected in the

input, the output is set to high. The operation of the Adjacent 1s Detector is represented by the

function table. Table 13.6. In the function table, for the input combinations 0011, 0110, 0111,

1011, 1100, 1101, 1110 and 1111 the output function is a 1.

Implementing the circuit directly from the function table based on the SOP form

requires 8 AND gates for the 8 product terms (minterms) with an 8-input OR gate. Figure 13.3.

The total gate count is

## <sup>6</sup> COMPOSED BY SADIA ALI SADIIII◎

- One 8 input OR gate
- **Eight 4 input AND gates**
- Ten NOT gates

The expression can be simplified using a Karnaugh map, figure 13.4, and then the

simplified expression can be implemented to reduce the gate count. The simplified expression

<u>isAB + CD +BC</u>. The circuit implemented using the expression AB + <u>CD +BC</u> has reduced

to 3 input OR gate and 2 input AND gates.

The simplified Adjacent 1s Detector circuit uses only four gates reducing the cost, the

size of the circuit and the power requirement. The propagation delay of the circuit is of the order of two gates

# MIDTERM EXAMINATION Spring 2009 CS302- Digital Logic Design (Session - 1)


Question No: 1 (Marks: 1) - Please choose one

GAL can be reprogrammed because instead of fuses \_\_\_\_\_logic is used in it

- ightharpoonup E<sup>2</sup>CMOS
- ► TTL
- ► CMOS+
  - ► None of the given options

Question No: 2 (Marks: 1) - Please choose one

The device shown here is most likely a



Comparator

<sup>7</sup> COMPOSED BY SADIA ALI SADIIII⊚	
<ul> <li>► Multiplexer</li> <li>► Demultiplexer</li> <li>► Parity generator</li> </ul>	
Question No: 3 (Marks: 1) - Please choose one  If "1110" is applied at the input of BCD-to-Decimal decoder which output pin will be activated:	
<ul> <li>≥ 2<sup>nd</sup></li> <li>≥ 4<sup>th</sup></li> <li>≥ 14<sup>th</sup></li> <li>No output wire will be activated</li> </ul>	
Question No: 4 (Marks: 1) - Please choose one	
Half-Adder Logic circuit contains 2 XOR Gates  True False	
Overtion No. 5 (Marker 1) Places shares one	
Question No: 5 (Marks: 1) - Please choose one A particular Full Adder has	
► 3 inputs and 2 output	
<u>▶ 3 inputs and 3 output</u>	
≥ 2 inputs and 3 output	
▶ 2 inputs and 2 output	
Question No: 6 (Marks: 1) - Please choose one	
$Sum = A \oplus B \oplus C$	
$CarryOut = C(A \oplus B) + AB$	
are the Sum and CarryOut expression of	
► Half Adder	
<ul><li>► Full Adder</li><li>► 3-bit parralel adder</li></ul>	
► MSI adder cicuit	
_	
Question No: 7 (Marks: 1) - Please choose one	
A Karnaugh map is similar to a truth table because it presents all the possible	
values of input variables and the resulting output of each value.	
<u> </u>	
<u>▶ False</u>	
	]

8 COMPOSED BY SADIA ALI SADIIII©	
Question No: 8 (Marks: 1) - Please choose one	
The output $A \le B$ is set to 1 when the input combinations is	
► A=10, B=01	
► A=11, B=01	
Here output combination should A < B	
Ougstion No. 0 (Mayles, 1) Planes shoes and	
<u>Question No: 9 (Marks: 1) - Please choose one</u> The 4-variable Karnaugh Map (K-Map) has cells for min or max terms	
The 4-variable realinaugh iviap (ix-iviap) has eens for him of max terms	
<u> </u>	
<u>▶ 8</u> ▶ 12	
<u> </u>	
Question No: 10 (Marks: 1) - Please choose one	
Generally, the Power dissipation of devices remains constant throughout	
their operation.	
<u> </u>	
CMOS 3.5 series	
<ul><li>► CMOS 5 Series</li><li>► Power dissipation of all circuits increases with time.</li></ul>	
Fower dissipation of an effective increases with time.	
Question No: 11 (Marks: 1) - Please choose one	
The decimal "8" is represented as using Gray-Code.	
<u>▶ 0011</u> ▶ 1100	
<u> 1000</u> <u> 1000</u>	
<u>▶ 1010</u>	
<del>_</del>	
Question No: 12 (Marks: 1) - Please choose one	
(A+B).(A+C) =	
<u> </u>	
	11

<sup>9</sup> COMPOSED BY SADIA ALI SADIIII ©	
<u> </u>	
<u>► AB+C</u> <u>► AC+B</u>	
Question No: 13 (Marks: 1) - Please choose one $A.(B + C) = A.B + A.C \text{ is the expression of}$	
<u>Demorgan's Law</u>	
<ul><li>Commutative Law</li><li>Distributive Law</li></ul>	
► Associative Law	
Question No: 14 (Marks: 1) - Please choose one	
NOR Gate can be used to perform the operation of AND, OR and NOT Gate	
<u>► FALSE</u>	
<u>► TRUE</u>	
Question No: 15 (Marks: 1) - Please choose one	
In ANSI/IEEE Standard 754 "Mantissa" is represented by 32-bits bits	
<u>▶ 8-bits</u> • 16 bits	
<u>▶ 16-bits</u> <u>▶ 32-bits</u>	
<u>▶ 64-bits</u>	
Question No: 16 (Marks: 1) - Please choose one	
Caveman number system is Base 5 number system	
<u>▶ 2</u>	
$\phantom{00000000000000000000000000000000000$	
<u>▶ 16</u>	
Question No: 17 (Marks: 1)	
Briefly state the basic principle of <b>Repeated Multiplication-by-2</b> Method.  Repeated Multiplication-by-2 method allows decimal fractions of any	
magnitude to be easily converted into binary.	
Question No: 18 (Marks: 1)	
How standard Boolean expressions can be converted into truth table format.	
Standard Boolean expressions can be converted into truth table format using	

binary values for each term in the expression. Standard SOP or POS expressions can also be determined from a truth table.

Question No: 19 (Marks: 2)

What will be the out put of the diagram given below



<u>A.B + A.B.C.D</u>

Question No: 20 (Marks: 3)

When an Input (source) file is created in ABEL a module is created which has three sections. Name These three sections.

#### **Answer:**

The three sections are:

- Boolean Equations
- Truth Tables
- \_ <u>State Diagrams</u>

\_

## Question No: 21 (Marks: 5)

Explain "AND" Gate and some of its uses

AND gates are used to combine multiple signals, if all the signals are TRUE then the output will also be TRUE. If any of the signals are FALSE, then the output will be false. ANDs aren't used as much as NAND gates; NAND gates use less components and have the advantage that they be used as an inverter.

Question No: 22 (Marks: 10)

Write down different situations where we need the sequential circuits.

Digital circuits that use memory elements for their operation are known as Sequential circuits. Thus Sequential circuits are implemented by combining combinational circuits with memory elements.

MIDTERM EXAMINATION
Fall 2009
CS302- Digital Logic Design (Session - 2)

Time: 60 min

# <sup>11</sup> COMPOSED BY SADIA ALI SADIIII⊚

<u>Marks: 38</u>

<b>Student Info</b>		
StudentID:	_	
Center:	<u>OPKST</u>	
ExamDate:	_12/7/2009 12:00:00 AM	

For Tea	cher's U	se Only								
Q_	<u>1</u>	<u>2</u>	<u>3</u>	<u>4</u>	<u>5</u>	<u>6</u>	<u>7</u>	<u>8</u>	Tota	<u>l</u>
<u>No.</u>										
<b>Marks</b>										
_		_		_	_			_		_
Q No.	<u>9</u>	<u>10</u>	<u>11</u>	<u>12</u>	<u>13</u>	<u>14</u>	<u>15</u>	<u>16</u>		
										_
<u>Marks</u>										
ON	4.77	10	10	20	24	22				$\dashv$
Q No.	<u>17</u>	<u>18</u>	<u>19</u>	<u>20</u>	<u>21</u>	<u>22</u>	_	_		
Marile										$\dashv$
<u>Marks</u>										

<sup>12</sup> COMPOSED BY SADIA ALI SADIIII⊚	
Question No: 1 (Marks: 1) - Please choose one	
Which of the number is not a representative of hexadecimal system	
► 1234 ► ABCD ► 1001	
<u>▶ DEFH</u>	
Question No: 2 (Marks: 1) - Please choose one  The Unsigned Binary representation can only represent positive binary	
numbers	
<b>TrueFalse</b>	
Question No: 3 (Marks: 1) - Please choose one	
The values that exceed the specified range can not be correctly represented and are considered as	
► Overflow ► Carry	
Parity Sign value	
Question No: 4 (Marks: 1) - Please choose one	
Question No. 4 (Marks. 1) - Please Choose one	
The 4-bit 2's complement representation of "-7" is	
<u>▶ 0111</u>	
<ul> <li>▶ 0111</li> <li>▶ 1111</li> <li>▶ 1001</li> </ul>	
<u>▶ 0111</u> ▶ 1111	
▶ 0111	
▶ 0111   ▶ 1111   ▶ 1001   ▶ 0110   L-2	
<ul> <li>▶ 0111</li> <li>▶ 1001</li> <li>▶ 0110</li> <li>L-2</li> <li>Question No: 5 (Marks: 1) - Please choose one</li> <li>ĀB + ĀBC + AC is an example of</li> <li>▶ Product of sum form</li> </ul>	
<ul> <li>▶ 0111</li> <li>▶ 1101</li> <li>▶ 0110</li> <li>L-2</li> <li>Question No: 5 (Marks: 1) - Please choose one</li> <li>ĀB + ĀBC + AC is an example of</li></ul>	

The diagram given below represents	
A	
В — — — —	
A C	
$\overline{c}$	
N. Domorgano laur	
<ul><li>Demorgans law</li><li>Associative law</li></ul>	
► Product of sum form	
Sum of product form	
Question No: 7 (Marks: 1) - Please choose one	
The output of an AND gate is one when	
All of the inpute are one	
<ul><li>All of the inputs are one</li><li>Any of the input is one</li></ul>	
Any of the input is one  ► Any of the input is zero	
■ All the inputs are zero	
Question No: 8 (Marks: 1) - Please choose one	
The 4-variable Karnaugh Map (K-Map) hascells for min or max terms	
N 4	
<u>▶ 4</u> ▶ 8	
<u> </u>	
<u> </u>	
Question No: 9 (Marks: 1) - Please choose one	
A BCD to 7-Segment decoder has	
b. Qipputa and 7 autouta	
<ul><li>3 inputs and 7 outputs</li><li>4 inputs and 7 outputs</li></ul>	
→ 7 inputs and 3 outputs  T inputs and 4 outputs	

<sup>14</sup> COMPOSED BY SADIA ALI SADIIII◎	
Question No: 10 (Marks: 1) - Please choose one  Two 2-input, 4-bit multiplexers 74X157 can be connected to implement a	
multiplexer.	
·	
4-input, 16-bit	
<b>&gt;</b> 2-input, 8-bit	
▶ 2-input, 4-bit	
Question No: 11 (Marks: 1) - Please choose one	
The PROM	
<u>consists of a fixed non-programmable</u> <u>Gate array configured</u> as a decoder.	
as a decedo.	
N AND	
<u>► AND</u> ► OR	
▶ NOT	
<b>XOR</b>	
Question No: 12 (Marks: 1) - Please choose one	
In ABEL the variable 'A' is treated separately from variable 'a'	
N T	
<u> </u>	
Question No: 13 (Marks: 1) - Please choose one	
The ABEL notation equivalent to Boolean expression A+B is:	
► A & B	
► A!B	
► A # B ► A \$ B	
L-21	
Question No: 14 (Marks: 1) - Please choose one	
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and	
then the R input goes to 0, the latch will be	
<b>&gt;</b> SET	
► RESET	
► Clear ► Invalid	

Question No: 15 (Marks: 1) - Please choose one

<u>Demultiplexer has</u>

- ► Single input and single outputs.
- ► Multiple inputs and multiple outputs.
- ► Single input and multiple outputs.
- ► Multiple inputs and single output.

Ouestion No: 16 (Marks: 1) - Please choose one

Which one is true:

- ▶ Power consumption of TTL is higher than of CMOS
- ▶ Power consumption of CMOS is higher than of TTL
- ▶ Both TTL and CMOS have same power consumption
- ► Power consumption of both CMOS and TTL depends on no. of gates in the circuit.

## Question No: 17 (Marks: 1)

Briefly state the basic principle of **Repeated Division-by-2** method.

Repeated Division-by-2

Repeated Division-by-2 method allows decimal numbers of any magnitude to be

converted into binary. In this method the Decimal number to be converted into its Binary

equivalent is repeatedly divided by 2. The divisor is selected as 2 because the decimal

number is being converted into Binary a Base-2 Number system.

Repeated division

method can be used to convert decimal number into any Number system by repeated

<u>division by the Base-Number. For example, the decimal number can be converted into</u>

the Caveman Number system by repeatedly dividing by 5, the Base number of the

<u>Caveman Number System. The Repeated Division method will be used in latter lectures</u>

to convert decimal into Hexadecimal and Octal Number Systems.

In the Repeated-Division method the Decimal number to be converted is divided

by the Base Number, in this particular case 2. A quotient value and a remainder value is

generated, both values are noted done. The remainder value in all subsequent divisions

would be either a 0 or a 1. The quotient value obtained as a result of division by 2 is

<u>divided again by 2. The new quotient and remainder values are again</u> <u>noted down. In each</u>

step of the repeated division method the remainder values are noted down and the

<u>quotient values are repeatedly divided by the base number. The process of repeated</u>

<u>division stops when the quotient value becomes zero. The remainders</u> that have been

noted in consecutive steps are written out to indicate the Binary equivalent of the Original

Decimal Number.

## Question No: 18 (Marks: 1)

Briefly state the basic principle of **Repeated Multiplication-by-2** Method. Repeated Multiplication-by-2 Method

An alternate to the Sum-of-Weights method used to convert Decimal fractions to

<u>equivalent Binary fractions is the repeated multiplication by 2 method.</u>
<u>In this method the</u>

number to be converted is repeatedly multiplied by the Base Number to which the

<u>number is being converted to, in this case 2. A new number having an Integer part and a</u>

<u>Fraction part is generated after each multiplication. The Integer part is noted down and</u>

the fraction part is again multiplied with the Base number 2. The process is repeated until

the fraction term becomes equal to zero.

Repeated Multiplication-by-2 method allows decimal fractions of any magnitude to be

<u>easily converted into binary. The conversion of Decimal fraction 0.625 into Binary</u>

<u>equivalent using the Repeated Multiplication-by-2 method is illustrated</u> in a tabular form.

Table 2.4. Reading the Integer column from bottom to top and placing a decimal point in

the left most position gives 0.101 the binary equivalent of decimal fraction 0.625

Question No: 19 (Marks: 2)

Draw the circuit diagram of a Tri-State buffer.

Question No: 20 (Marks: 3)

Add -13 and +7 by converting them in binary system your result must be in binary.

Question No: 21 (Marks: 5)

Explain "Sum of Weights" method with example for "Octal to Decimal" conversion

1. Sum-of-Weights Method

<u>Sum-of-weights as the name indicates sums the weights of the Binary Digits (bits)</u>

of a Binary Number which is to be represented in Decimal. The Sumof-Weights method

can be used to convert a Binary number of any magnitude to its equivalent Decimal

representation.

In the Sum-of-Weights method an extended expression is written in terms of the

Binary Base Number 2 and the weights of the Binary number to be converted. The

weights correspond to each of the binary bits which are multiplied by the corresponding

binary value. Binary bits having the value 0 do not contribute any value towards the final

sum expression.

The Binary number 101102 is therefore written in the form of an expression

having weights  $2^0, 2^1, 2^2, 2^3$  AND  $2^4$  corresponding to the bits 0, 1, 1, 0 and 1 respectively.

 $\frac{\text{Weights}}{\text{2}^{0}\text{AND }2^{3}} \ \underline{\text{do not contribute in the final sum as the binary bits}} \\ \underline{\text{corresponding to}}$ 

these weights have the value 0.

## Question No: 22 (Marks: 10)

Explain the Implementation of an Odd-Parity Generator Circuit i.e by drawing function table, maping it to K-map and then simplifying the expression.

# MIDTERM EXAMINATION Spring 2010 CS302- Digital Logic Design

Time: 60 min Marks: 38

<u>Marks: 38</u>	
Question No: 1 (Marks: 1) - Please choose one	
A SOP expression is equal to 1	
All the veriables in demain of everyonism are present	
► All the variables in domain of expression are present	
► At least one variable in domain of expression is present.  ► When one or more product terms in the expression are equal to 0.	
► When one or more product terms in the expression are equal to 0.	
▶ When one or more product terms in the expression are equal to 1.	
Question No: 2 (Marks: 1) - Please choose one	
The output A < B is set to 1 when the input combinations is	
► A=10, B=01	
► A=11, B=01	
► A=01, B=01	
► A=01, B=10	
Question No: 3 (Marks: 1) - Please choose one	
Two 2-bit comparator circuits can be connected to form single 4-bit	
comparator	
► True	
► False	

10	
<sup>19</sup> COMPOSED BY SADIA ALI SADIIII◎	
Question No: 4 (Marks: 1) - Please choose one	
<u>High level Noise Margins (V<sub>NH</sub>) of CMOS 5 volt series circuits is</u>	
▶ 0.3 V	
► 0.5 V ► 0.5 V	
► 0.3 V ► 0.9 V	
<del></del> 3.3 V	
Question No: 5 (Marks: 1) - Please choose one	
If we multiply "723" and "34" by representing them in floating point	
notation i.e. by first, converting them in floating point representation	
and then multiplying them, the value of mantissa of result will be	
. 24 502	
<u>▶ 24.582</u> ▶ 2.4582	
<u>2.4382</u> ▶ 24582	
<u> </u>	
Question No: 6 (Marks: 1) - Please choose one	
The output of the expression F=A+B+C will be Logic when	
A=0, B=1, C=1. the symbol'+' here represents OR Gate.	
<u> </u>	
<u> ► One</u>	
<u> </u>	
<b>▶</b> 10 (binary)	
Question No: 7 (Marks: 1) - Please choose one	
If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and	
then the R input goes to 0, the latch will be	
<b>&gt;</b> <u>SET</u>	
<u> ► RESET</u>	
<u> </u>	
<b>▶</b> Invalid	
<del>-</del>	
ll l	

•	Marks: 1) - Please is characterized by		as
compared to the 5 v C	,		
► Fast switching	speeds, high power dis speeds, high power dis	<u>ssipation</u>	
	speeds, very low powe speeds, very low powe	•	
•	Marks: 1) - Please		-
•	010110" is equivalent	to decimal	
<u>▶ 86</u> ▶ 87			
<u>▶ 88</u> ▶ 89			
-	(Marks: 1) - Pleas		_
<u>Fhe</u> <u>Encode</u>	<u>r is used as a keypad er</u>	<u>icoder.</u>	
► 2-to-8 encode	r		
	or		
► 4-to-16 encod			
➤ 4-to-16 encod	<u>nal</u>		
<ul><li>▶ BCD-to-Decin</li><li>▶ Decimal-to-BC</li></ul>	n <u>al</u> CD Priority	se choose one	
► BCD-to-Decin	<u>nal</u>		puts?
► BCD-to-Decin	n <u>al</u> CD Priority ( Marks: 1 ) - Pleas		puts?
► BCD-to-Decin	n <u>al</u> CD Priority ( Marks: 1 ) - Pleas		puts?
► BCD-to-Decin	n <u>al</u> CD Priority ( Marks: 1 ) - Pleas		puts?
► BCD-to-Decin	n <u>al</u> CD Priority ( <b>Marks: 1 ) - Pleas</b> ect lines are required	for selecting eight in	puts?
► BCD-to-Decin	n <u>al</u> CD Priority ( Marks: 1 ) - Pleas	for selecting eight in	puts?

	İ
<sup>21</sup> COMPOSED BY SADIA ALI SADIIII⊚	
OR Gase level	
AND AND BORD Codes to loved Codes to	
the diagram above shows the general implementation of form	
<ul><li>boolean</li><li>arbitrary</li></ul>	
<u>▶ POS</u> ► SOP	
Question No: 13 (Marks: 1) - Please choose one	
The Quad Multiplexer has outputs	
<u> </u>	
<u> </u>	
<u> </u>	
<u>▶ 16</u>	
Question No: 14 (Marks: 1) - Please choose one	
<u>Demultiplexer has</u>	
► Single input and single outputs.	
► Multiple inputs and multiple outputs.	
➤ Single input and multiple outputs.	
► Multiple inputs and single output.	
Question No: 15 (Marks: 1) - Please choose one	
The expression is an example of Commutative Law for	
Multiplication.	
► AB+C = A+BC	
► A(B+C) = B(A+C)	
<b>AB=BA</b>	
► A+B=B+A	
"Sum-of-Weights" method is used	
▶ to convert from one number system to other	

▶ to encode data▶ to decode data

	SED BY SADIA ALI SADIIII©  from serial to parralel data
Question No. 17	(Marke: 2)
Question No: 17 Why a 2-bit compa	rator is called parallel comparator?
 Question No: 18	(Marke: 2)
<u> </u>	advantages of the circuit having low power consumption
Question No: 19	(Marks: 2)
Name the four OLM	
Question No: 20	( Marks: 3 )
<u>Explain "Test Ve</u>	ctor" in context of ABEL
_ Question No: 21	( Marks: 3 )
-	parator circuit specify the inputs for which the output
A < B is set to 1	
	(   ->
 Question No: 22 Explain Tri-State B	•
•	( Marks: 5 ) uffers with the help of block diagram
•	uffers with the help of block diagram
Explain Tri-State Bound of the	uffers with the help of block diagram
Explain Tri-State B	uffers with the help of block diagram  ( Marks: 5 )
Explain Tri-State Bound    Question No: 23  Explain the Operation    Explain diagram	( Marks: 5 ) tion of Odd-Parity Generator Circuit with the help of  MIDTERM EXAMINATION Fall 2009
Explain Tri-State Bound    Question No: 23  Explain the Operation    Explain diagram	( Marks: 5 ) tion of Odd-Parity Generator Circuit with the help of MIDTERM EXAMINATION
Explain Tri-State Bound    Question No: 23  Explain the Operation    Explain diagram	( Marks: 5 ) tion of Odd-Parity Generator Circuit with the help of  MIDTERM EXAMINATION Fall 2009 D2- Digital Logic Design (Session - 5)  Ref No: 1022709 Time: 60 min
Explain Tri-State Bound    Question No: 23  Explain the Operation    Explain diagram	( Marks: 5 )  tion of Odd-Parity Generator Circuit with the help of  MIDTERM EXAMINATION  Fall 2009  D2- Digital Logic Design (Session - 5)  Ref No: 1022709
Explain Tri-State Bound   Question No: 23 Explain the Operation   CS30 Question No: 1	( Marks: 5 ) tion of Odd-Parity Generator Circuit with the help of  MIDTERM EXAMINATION Fall 2009 02- Digital Logic Design (Session - 5) Ref No: 1022709 Time: 60 min Marks: 38
Explain Tri-State Bound   Question No: 23 Explain the Operation   Explain diagram  CS30	( Marks: 5 ) tion of Odd-Parity Generator Circuit with the help of  MIDTERM EXAMINATION Fall 2009 02- Digital Logic Design (Session - 5) Ref No: 1022709 Time: 60 min Marks: 38
Explain Tri-State Beauty State	( Marks: 5 ) tion of Odd-Parity Generator Circuit with the help of  MIDTERM EXAMINATION Fall 2009 02- Digital Logic Design (Session - 5) Ref No: 1022709 Time: 60 min Marks: 38
Explain Tri-State Bound   Question No: 23 Explain the Operation   CS30 Question No: 1	( Marks: 5 ) tion of Odd-Parity Generator Circuit with the help of  MIDTERM EXAMINATION Fall 2009 02- Digital Logic Design (Session - 5) Ref No: 1022709 Time: 60 min Marks: 38

Destion No: 2 (Marks: 1) - Please choose one The Extended ASCII Code (American Standard Code for Information. Interchange) is a	<sup>23</sup> COMPOSED BY SADIA ALI SADIIII⊚	
Question No: 2 (Marks: 1) - Please choose one The Extended ASCII Code (American Standard Code for Information Interchange) is a code    ▶ 2-bit		
The Extended ASCII Code (American Standard Code for Information Interchange) is a code	A.B + C	
Interchange) is acode		
➤ 7-bit     ▶ 8-bit     ➤ 16-bit  Question No: 3 (Marks: 1) - Please choose one  The AND Gate performs a logical function      ➤ Addition     ➤ Subtraction     ➤ Multiplication     ➤ Division  Question No: 4 (Marks: 1) - Please choose one  NOR gate is formed by connecting      ➤ OR Gate and then NOT Gate     ➤ NOT Gate and then OR Gate     ➤ AND Gate and then AND Gate     ➤ OR Gate and then AND Gate      ➤ OR Gate and then OR Gate     ➤ OR Gate and then or Gate     ➤ OR Gate and then AND Gate      ➤ DOTE Gate and then OR Gate     ➤ OR Gate and then AND Gate     ➤ OR Gate and then AND Gate  Question No: 5 (Marks: 1) - Please choose one  Generally, the Power dissipation of devices remains constant throughout their operation.  TTL     ➤ CMOS 3.5 series     ➤ CMOS 5 Series     ➤ Power dissipation of all circuits increases with time.  Question No: 6 (Marks: 1) - Please choose one  Two 2-bit comparator circuits can be connected to form single 4-bit	•	
Duestion No: 3 (Marks: 1) - Please choose one The AND Gate performs a logical function  Division  Division  Duestion No: 4 (Marks: 1) - Please choose one  NOR gate is formed by connecting  DOR Gate and then NOT Gate  NOT Gate and then OR Gate  NOR Gate and then OR Gate  NOR Gate and then AND Gate  OR Gate and then AND Gate  NOR Gate and then OR Gate  NOR Gate and then AND Gate  NOR Gate and then OR	<b>▶</b> 7-bit	
The AND Gate performs a logical function  Addition Subtraction Multiplication Division  Question No: 4 (Marks: 1) - Please choose one  NOR gate is formed by connecting  NOR Gate and then NOT Gate NOT Gate and then OR Gate AND Gate and then OR Gate OR Gate and then AND Gate OR Gate and then AND Gate  NOT Gate and then OR Gate OR Gate and then OR Gate OR Gate and then AND Gate  Cuestion No: 5 (Marks: 1) - Please choose one  Generally, the Power dissipation of devices remains constant throughout their operation.  TTL  CMOS 3.5 series CMOS 5 Series Power dissipation of all circuits increases with time.  Question No: 6 (Marks: 1) - Please choose one  Two 2-bit comparator circuits can be connected to form single 4-bit		
<ul> <li>▶ Addition</li> <li>▶ Subtraction</li> <li>▶ Multiplication</li> <li>▶ Division</li> <li>OR gate is formed by connecting</li> <li>▶ OR Gate and then NOT Gate</li> <li>▶ NOT Gate and then OR Gate</li> <li>▶ AND Gate and then OR Gate</li> <li>▶ OR Gate and then AND Gate</li> <li>☐ OR Gate and then OR Gate</li> <li>☐ OR Gate and then AND Gate</li> <li>☐ OR Gate and then OR /li></ul>	 Question No: 3 (Marks: 1) - Please choose one	
<ul> <li>▶ Subtraction</li> <li>▶ Multiplication</li> <li>▶ Division</li> <li>Question No: 4 (Marks: 1) - Please choose one</li> <li>NOR gate is formed by connecting</li> <li>▶ OR Gate and then NOT Gate</li> <li>▶ NOT Gate and then OR Gate</li> <li>▶ AND Gate and then OR Gate</li> <li>▶ OR Gate and then AND Gate</li> <li>▶ OR Gate and then AND Gate</li> <li>■ TIL</li> <li>▶ CMOS 3.5 series</li> <li>▶ CMOS 5 Series</li> <li>▶ Power dissipation of all circuits increases with time.</li> <li>Question No: 6 (Marks: 1) - Please choose one</li> <li>Two 2-bit comparator circuits can be connected to form single 4-bit</li> </ul>		
Question No: 4 (Marks: 1) - Please choose one  NOR gate is formed by connecting  ▶ OR Gate and then NOT Gate  ▶ NOT Gate and then OR Gate  ▶ AND Gate and then OR Gate  ▶ OR Gate and then AND Gate  ▶ OR Gate and then AND Gate  Question No: 5 (Marks: 1) - Please choose one  Generally, the Power dissipation of devices remains constant throughout their operation.  ▶ TTL  ▶ CMOS 3.5 series  ▶ CMOS 5 Series  ▶ Power dissipation of all circuits increases with time.  Question No: 6 (Marks: 1) - Please choose one  Two 2-bit comparator circuits can be connected to form single 4-bit	<ul><li>Subtraction</li><li>Multiplication</li></ul>	
NOR gate is formed by connecting  ➤ OR Gate and then NOT Gate  ➤ NOT Gate and then OR Gate  ➤ AND Gate and then OR Gate  ➤ OR Gate and then AND Gate  Ouestion No: 5 (Marks: 1) - Please choose one  Generally, the Power dissipation of devices remains constant throughout their operation.  ➤ TTL  ➤ CMOS 3.5 series  ➤ CMOS 5 Series  ➤ Power dissipation of all circuits increases with time.  Question No: 6 (Marks: 1) - Please choose one  Two 2-bit comparator circuits can be connected to form single 4-bit		
<ul> <li>NOT Gate and then OR Gate</li> <li>NOB AND Gate and then AND Gate</li> <li>OR Gate and then AND Gate</li> <li>Question No: 5 (Marks: 1) - Please choose one</li> <li>Generally, the Power dissipation of devices remains constant throughout their operation.</li> <li>TTL</li> <li>CMOS 3.5 series</li> <li>CMOS 5 Series</li> <li>Power dissipation of all circuits increases with time.</li> <li>Question No: 6 (Marks: 1) - Please choose one</li> <li>Two 2-bit comparator circuits can be connected to form single 4-bit</li> </ul>	•	
<ul> <li>► AND Gate and then OR Gate</li> <li>► OR Gate and then AND Gate</li> <li>Question No: 5 (Marks: 1) - Please choose one</li> <li>Generally, the Power dissipation of devices remains constant throughout their operation.</li> <li>► TTL</li> <li>► CMOS 3.5 series</li> <li>► CMOS 5 Series</li> <li>► Power dissipation of all circuits increases with time.</li> <li>Question No: 6 (Marks: 1) - Please choose one</li> <li>Two 2-bit comparator circuits can be connected to form single 4-bit</li> </ul>	► OR Gate and then NOT Gate	
<ul> <li>▶ OR Gate and then AND Gate</li> <li>Question No: 5 (Marks: 1) - Please choose one</li> <li>Generally, the Power dissipation of devices remains constant throughout their operation.</li> <li>▶ TTL</li> <li>▶ CMOS 3.5 series</li> <li>▶ CMOS 5 Series</li> <li>▶ Power dissipation of all circuits increases with time.</li> <li>Question No: 6 (Marks: 1) - Please choose one</li> <li>Two 2-bit comparator circuits can be connected to form single 4-bit</li> </ul>		
Senerally, the Power dissipation of devices remains constant throughout their operation.  ► TTL  ► CMOS 3.5 series  ► CMOS 5 Series  ► Power dissipation of all circuits increases with time.  Question No: 6 (Marks: 1) - Please choose one  Two 2-bit comparator circuits can be connected to form single 4-bit		
throughout their operation.  ► TTL  ► CMOS 3.5 series  ► CMOS 5 Series  ► Power dissipation of all circuits increases with time.  Question No: 6 (Marks: 1) - Please choose one  Two 2-bit comparator circuits can be connected to form single 4-bit		
<ul> <li>► CMOS 3.5 series</li> <li>► CMOS 5 Series</li> <li>► Power dissipation of all circuits increases with time.</li> <li>Question No: 6 (Marks: 1) - Please choose one</li> <li>Two 2-bit comparator circuits can be connected to form single 4-bit</li> </ul>		
<ul> <li>► CMOS 3.5 series</li> <li>► CMOS 5 Series</li> <li>► Power dissipation of all circuits increases with time.</li> <li>Question No: 6 (Marks: 1) - Please choose one</li> <li>Two 2-bit comparator circuits can be connected to form single 4-bit</li> </ul>		
► CMOS 5 Series  ► Power dissipation of all circuits increases with time.  Question No: 6 (Marks: 1) - Please choose one  Two 2-bit comparator circuits can be connected to form single 4-bit		
Question No: 6 (Marks: 1) - Please choose one Two 2-bit comparator circuits can be connected to form single 4-bit		
Two 2-bit comparator circuits can be connected to form single 4-bit	► Power dissipation of all circuits increases with time.	
	Two 2-bit comparator circuits can be connected to form single 4-bit comparator	

► True		
► False		
 Question No: 7 ( Marks:	1) - Please choose one	
	te buffer is high the buffer operates like a	-
<u>gate</u>		
► AND ► OR		
► NOT		
► XOR		
 Quastian No. 9 / Marks	1) - Please choose one	
The GAL22V10 has inpu		-
<u> </u>		
<b>▶</b> 22		
<u>▶ 22</u> ▶ 10		
<u>▶ 44</u>		
<u>▶ 20</u>		
 Question No. 0 / Marks	1) Place chase one	
The ABEL symbol for "OR" op	eration is	-
1110 7 10 E C C C C C C C C C C C C C C C C C C	<u>Graden is</u>	
<u> </u>		
Question No: 10 (Marks	s: 1) - Please choose one	
The OLMC of the GAL16V8 is	to the OLMC of the GAL22V10	-
► Similar		
► Different		
	ancements	
Similar with some enh	<u>arreements</u>	

25 COMPOSED BY SADIA ALI SADIII	
<ul> <li>" . " (a dot)</li> <li>" \$ " (a dollar symbol)</li> <li>" ; " (a semicolon)</li> <li>" endl " (keyword "endl")</li> </ul>	
Question No: 12 (Marks: 1) - Please choose one The Quad Multiplexer has outputs	
▶ 4         ▶ 8         ▶ 12         ▶ 16	
Question No: 13 (Marks: 1) - Please choose one	
"Sum-of-Weights" method is used  ► to convert from one number system to other  ► to encode data  ► to decode data  ► to convert from serial to parralel data	
Question No: 14 (Marks: 1) - Please choose one Circuits having a bubble at their outputs are considered to have an active-low output.	
<u> </u>	
Question No: 15 (Marks: 1) - Please choose one	
$(A + B)(A + \overline{B} + C)(\overline{A} + C)$ is an example of	
<ul> <li>Sum of product form</li> <li>Demorgans law</li> <li>Associative law</li> </ul>	
Question No: 16 (Marks: 1) - Please choose one	
Which one is true:	

- ▶ Power consumption of TTL is higher than of CMOS
- ▶ Power consumption of CMOS is higher than of TTL
- ► Both TTL and CMOS have same power consumption
- ► Power consumption of both CMOS and TTL depends on no. of gates in the circuit.

Question No: 17 (Marks: 1)

Which device performs an operation which is the opposite of the Decoder function?

Ans:

Encoder function.

Question No: 18 (Marks: 1)

Name any two modes in which PALs are programmed. Ans:

PAL devices are programmed by blowing the fuses permanently using over voltage.

Question No: 19 (Marks: 2)

Explain Combinational Function Devices?

Ans:

Xor, Xnor, NAND, NOR are combinational function devices.

Question No: 20 (Marks: 3)

<u>Differentiate between hexadecimal and octal number system</u>

octal - base 8

hexadecimal - base 16

Octal and hex are used to represent numbers instead of decimal because there is a very easy and direct way to convert from the "real" way that computers store numbers (binary) to something easier for humans to handle (fewer symbols). To translate a binary number to octal, simply group the binary digits three at a time and convert each group. For hex, group the binary digits four at a time.

Question No: 21 (Marks: 5)

Explain "Sum-of-Weights Method" for Hexadecimal to Decimal

Conversion with at least one example?

## Ans:

The hexadecimal (Hex) numbering system provides even shorter notation than octal. Hexadecimal uses a base of 16. It employs 16 digits: number 0 through 9, and letters A through F, with A through F substituted for numbers 10 to 15, respectively.

Hexadecimal numbers can be expressed as their decimal equivalents by using the sum of weights method, as shown in the following example:

Weight 2 1 0  
Hex. Number 1 B 7
$$7 \times 16^{0} = 7 \times 1$$

$$= 7$$

$$11 \times 16^{1} = 11 \times 16$$

$$= 176$$

$$= 256$$

Sum of products

439<sub>10</sub>

Like octal numbers, hexadecimal numbers can easily be converted to binary or vise versa. Conversion is accomplished by writing the 4-bit binary equivalent of the hex digit for each position, as illustrated in the following example:

Hex. Number 1 B 7

0001 1011 0111 Binary

#### number

Hexadecimal	Binary	Decimal
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7

8	1000	8
9	1001	9
Α	1010	10
В	1011	11
С	1100	12
D	1101	13
E	1110	14
F	1111	15

Question No: 22 (Marks: 10)

<u>Draw the function table of two-bit comparator circuit, map it to K-Map and derive the</u>

expression for (A > B)

Ans:

$X_1$	X <sub>0</sub>	$\mathbf{Y}_{1}$	$\mathbf{Y}_{0}$	X <y< th=""><th>X=Y</th><th>X&gt;Y</th></y<>	X=Y	X>Y
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
0 0 0 0 1 1 1 1 1 1 1 1	1	1	0	0	0	1
1	1	1	1	0	1	0

The circuit has inputs  $X_1X_0$  and  $Y_1Y_0$  and outputs X > Y, the expression for > is  $X_1 \overline{Y_1} + X_0 \overline{Y_1} \overline{Y_0} + X_1 X_0 \overline{Y_0}$  time is out.....

# MIDTERM EXAMINATION Spring 2010 CS302- Digital Logic Design (Session - 6)

Ref No: 1351363 Time: 60 min Marks: 38

	<b>Question No: 1</b>	( <b>Marks:</b> 1 )	) - Please choose one
--	-----------------------	---------------------	-----------------------

The maximum number that can be represented using unsigned octal system is

- **▶** 1
  - <u>₹</u>
- **▶** 9
- ▶ 16


## Question No: 2 (Marks: 1) - Please choose one

If we add "723" and "134" by representing them in floating point notation i.e. by first, converting them in floating point representation and then adding them, the value of exponent of result will be

- <u>▶ 0</u>
- **▶** 1
- **▶** 2
- **▶** 3

## Question No: 3 (Marks: 1) - Please choose one

The diagram given below represents



- ▶ Demorgans law
- ► Associative law
- **▶** Product of sum form
  - ► Sum of product form

## Question No: 4 (Marks: 1) - Please choose one

The range of Excess-8 code is from to

- ► +7 to -8
- ► +8 to -7
  - $\rightarrow$  +9 to -8
  - $\triangleright$  -9 to +8

31 COMPOSED BY SADIA ALI SADIIII⊚	
Question No: 5 (Marks: 1) - Please choose one	
A non-standard POS is converted into a standard POS by using the rule	
$\Delta + \overline{\Delta} = 1$	
$A + \overline{A} = 1$ $A \overline{A} = 0$	
AA = 0	
1+A=1	
A+B=B+A	
Question No: 6 (Marks: 1) - Please choose one	
The 3-variable Karnaugh Map (K-Map) has cells for min or max terms	
<u> </u>	
<u>▶ 16</u>	
Occasion No. 7 (Moderat) Plane de como	
<u>Question No: 7 (Marks: 1) - Please choose one</u> The binary numbers A = 1100 and B = 1001 are applied to the inputs of a	
comparator. What are the output levels?	
•	
> A > D	
Arr A > B = 1, A < B = 0, A < B = 1 Arr A > B = 0, A < B = 1, A = B = 0	
A > B = 1, A < B = 0, A = B = 0	
$\blacktriangleright$ A > B = 0, A < B = 1, A = B = 1	
Question No: 8 (Marks: 1) - Please choose one  A particular Full Adder has	
► 3 inputs and 2 output	
■ 3 inputs and 3 output	
▶ 2 inputs and 3 output	
<u>▶ 2 inputs and 2 output</u>	
Question No: 9 (Marks: 1) - Please choose one	
The function to be performed by the processor is selected by set of inputs	
known as	
► Function Select Inputs	
<u>► MicroOperation selectors</u>	
	<b>]</b> [

I

32 COMPOSED BY SADIA ALI SADIIII ©	
<ul><li>▶ OPCODE Selectors</li><li>▶ None of given option</li></ul>	
Question No: 10 (Marks: 1) - Please choose one For a 3-to-8 decoder how many 2-to-4 decoders will be required?	
<ul> <li>▶ 2</li> <li>▶ 1</li> <li>▶ 3</li> <li>▶ 4</li> </ul>	
Question No: 11 (Marks: 1) - Please choose one  GAL is an acronym for .	
<ul> <li>Giant Array Logic</li> <li>General Array Logic</li> <li>Generic Array Logic</li> <li>Generic Analysis Logic</li> <li>Question No: 12 (Marks: 1) - Please choose one</li> </ul>	
The Quad Multiplexer has outputs	
A.(B.C) = (A.B).C is an expression of  Demorgan's Law  Distributive Law  Commutative Law  Associative Law  Associative Law	
Question No: 14 (Marks: 1) - Please choose one  2's complement of any binary number can be calculated by	

33 COMPOSED BY SADIA ALI SADIII	
► calculating 1's complement and inverting Most significant bit	
Question No: 15 (Marks: 1) - Please choose one	
The binary value "1010110" is equivalent to decimal	
<u>▶ 86</u>	
<u>▶ 87</u>	
<u>▶ 88</u> <u>▶ 89</u>	
<u> </u>	
Question No: 16 (Marks: 1) - Please choose one  Tri-State Buffer is basically a/an gate.	
<u>► AND</u> <u>► OR</u>	
<u> </u>	
<u> </u>	
Question No: 17 (Marks: 2)	
For what values of A, B, C and D, value of the expression given below will be logic	
1. Explain at least one combination.	
A.B + A.B.C.D	
Ans:	
provide some of the inputs for which the adjacent 1s detector circuit have	
active high output?	
Ans: The Adiacent 1s Detector accents 4 bit inputs	
The Adjacent 1s Detector accepts 4-bit inputs.  If two adjacent 1s are detected in the input, the output is set to high.	
input combinations will be	
1. <u>0011,</u>	

I

- 2. 0110,
- 3. <u>0111</u>,
- 4. <u>1011</u>,
- 5. <u>1100</u>,
- 6. <u>1101,</u>
- 7. <u>1110 and</u>
- 8. 1111

the output function is a 1.

Question No: 19 (Marks: 2)

**Draw the Truth-Table of NOR based S-R Latch** 

S	R	Action
0	0	Keep state
0	1	Q=0
1	0	Q=1
1	1	Restricted combination

Question No: 20 (Marks: 3)

For a two bit comparator circuit specify the inputs for which A > B


#### Ans:

- 1. <u>01 00,</u>
- 2. <u>10 00,</u>
- 3. <u>10 01</u>,
- 4. <u>11 00,</u>
- 5. <u>11 01 and</u>
- 6. <u>11 10</u>

Question No: 21 (Marks: 3)

Draw the circuit diagram of NOR based S-R Latch?

Ans:



Question No: 22 (Marks: 5)

One of the ABEL entry methods uses logic equations; explain it with at least a single example.

Ans:

<u>In ABEL any letter or combination of letters and numbers can be used to identify variables.</u>

ABEL however is case sensitive, thus variable 'A' is treated separately from variable 'a'.

All ABEL equations must end with ';'

Boolean expression F = AB' + AC + (BD)' is written in ABEL as F = A & !B # A & C # !B & !D;

Question No: 23 (Marks: 5)

Explain Carry propagation in Parallel binary adder?

Ans:

Parralel binary adder:

A binary adder circuit is described using dynamic transistor logic in which for high speed carry propagation the adder stages are grouped in pairs or larger numbers and additional dynamic logic means is provided in each group to control a single transistor connected in series in the carry propagation path over the group.

The transistors used in the specific embodiments are MOS transistors, but some or all of these could be replaced by junction FET's or bipolar transistors.

was my CS302 DLD paper. Total 23 questions out of which 16

## MCQ's.

2 questions of two marks each were from the topic Adder.
A boolian expression wes given and had to find a logic 1 for it.
One 5 marks question from parity method.

2day was my 2nd paper of cs302 this was my papers

SOP to POS conversion 3mark
S-R latch Diagram 5mark
Nor gate table 3mark
8 to 3 bit encoder 5mark
Tri-stuff diagram 3mark

mcqz zyda tar start lec mn say aye thay binary additin 2's complemnt k-map

## Assalam o Alaikum

Today I attempted CS302 paper

Paper was of 38 marks.

16 MCQs and 22 marks paper comprised of long questions. 2 marks question was "Write the uses of multiplexer".

<u>2 marks question was "Write any two advantages of boolean expressions".</u>

2 marks question was "Draw the diagram of odd parity generator circuit".

3 marks guestion was "What does a 8-bit adder/subtracter circuit do"?

# 38 COMPOSED BY SADIA ALI SADIIII© 3 marks question was "Draw the function table of 3 to 8 decoder". 5 marks question was "Describe 16 bit ALU". 5 marks question was "Describe in your own words about latches".