

## CS501- Advance Computer Architecture FinalTerm Papers Solved MCQs By Zain Nasar (Arslan Arshad)

Dec 21,2015

BS110401050

BS110401050@vu.edu.pk Arslan.arshad01@gmail.com

**AKMP01** 



## Final-Term Papers Solved MCQs CS501- Advance Computer Architecture

- 1. What is the instruction length of the FALCON-A processor?
  - > 8 bits
  - > 16 bits

PG # 91

- > 32 bits
- > 64 bits
- 2. What is the working of **Processor Status Word** (PSW)?
  - ➤ To hold the current status of the processor.

PG # 25

- To hold the address of the current process
- To hold the instruction that the computer is currently processing
- To hold the address of the next instruction in memory that is to be executed
- 3. What functionality is performed by the instruction "str R8, 34" of SRC?
  - it will load the register R8 with the contents of the memory location M [PC+34]
  - ➤ It will load the register R8 with the relative address itself (PC+34).
  - > It will store the register R8 contents to the memory location M [PC+34] PG # 48
  - No operation

4. FALCON-A processor bus has	16 lines or is 16-bits wide while that of SRC is wide.
➤ 8-bits	
➤ 24-bits	
> 32-bits	PG # 157
► 64-bits	
5. <b>op&lt;40&gt;:= IR&lt;1511&gt;:</b> The above RTL instruction pre	sents the of the FALCON-A Instructions.
> operation code field	PG # 105
> target register field	
operand or address inc	lex
second operand	
	ister holds the address of the next instruction to be executed?
> Accumulator	
> Address Mask	
Instruction Register	DC #454
Program Counter	PG # 151
7. Which one of the following reg	ister holds the instruction that is being executed?
> Accumulator	
Address Mask	
> Instruction Registe	r PG # 152
Program Counter	
8 operation is required	to change the processor's state to a known, defined value.
> Change	
> Reset	PG # 194
Update	
> Halt	

>	Two		
>	<b>Three</b>	PG # 47	
>	Four		
>	Five		
10		enable the CON circuitry to operate, and instruct it to check for the appropriate ranch if zero, or branch if not equal to zero, etc.)	
>	ECON		
>	BCON		
>	LCON	PG # 184	
>	VCON		
of ad	dress calculation?	ving addressing modes, data is the part of the instruction itself, and so there is no i	need
of ad > > > > > > > 12	Idress calculation?  Direct Addressing  Immediate addressing  Indirect Addressing  Register (Direct) A	Mode sing mode PG # 40 g Mode	
of ad > > > > > > > 12	Direct Addressing  Immediate addressing  Indirect Addressing  Register (Direct) A	Mode sing mode  PG # 40 g Mode ddressing Mode	
of ad	Idress calculation?  Direct Addressing  Immediate addressing  Indirect Addressing  Register (Direct) Addressing  is a technic gnored.  Partial decoding	Mode  sing mode  PG # 40  Mode  ddressing Mode  ue in which some of the CPU's address lines forming an input to the address deco	
of ad	Direct Addressing  Immediate addressing  Indirect Addressing  Register (Direct) A  is a technic gnored.  Partial decoding	Mode  sing mode  PG # 40  g Mode  ddressing Mode  ue in which some of the CPU's address lines forming an input to the address deco  PG # 255	
of ad	Idress calculation? Direct Addressing Immediate addressing Indirect Addressing Register (Direct) Addressing a technic gnored.  Partial decoding Full encoding Partial multiplexing	Mode  sing mode  PG # 40  g Mode  ddressing Mode  ue in which some of the CPU's address lines forming an input to the address deco  PG # 255	

13	. Every time you press a key, an interrupt is generated; this is an example of
	➤ Hardware interrupt
	> Compile time error
	> Run time error
	Internal interrupt
14	refers to the situation in which all I/O operations are performed under the direct control of a program running on the CPU.
>	Direct memory access
>	Virtual memory
>	Partial decoding
>	Programmed I/O PG # 268
15	. CPU can exchange data with a peripheral device using technique.
>	Memory Contention
>	Direct Memory Access PG # 269
>	Pre-fetching Pre-f
>	Pipelining
• Progr • Inter • Direc	are three main techniques using which a CPU can exchange data with a peripheral device, namely rammed I/O rupt driven I/O ct Memory Access (DMA).
10	is the time needed by the CPU to recognize (not service) an interrupt request
>	Interrupt Latency PG # 279
>	Response Deadline
>	Timer delay
>	Throughput

interrupt service routine on detec	eting an interrupt?	
Multiple interrupt lines		
> Software Poll	PG # 283	
Daisy Chain		
Parallel Priority		
18. Which one of the following is a	fixed size structure that stores the address of the first instru	action of ISR?
> Interrupt vector	PG # 277	
> Interrupt request		
> Interrupt handler		
➤ Boot Sector		
19. In Multiple Interrupt Lines appro- module	es.	
External and Internal		
> CPU and I/O	PG # 283	
> CPU and Memory		
➤ Memory and I/O		
20. In FALCON-A assembler and si	mulator (FALSIM), variables are defined by using the	directive.
➤ .bin		
➤ .equ		
> .iret		
<b>≻</b> .end	PG #9	
	ب سے بڑی فتح نفس ب	

		read from and/or write to memory without intervention by the
CPU.		
>	Programmed I/O	
>		
>	The second second	PG # 316
>		
22. Takir	ng control of the system bus for a few bu	as cycles is known as
>	Bus Scheduling	
>		PG # 317
>		
>	CPU Scheduling	
23. A Ha	rd Disk sector has the	_ parts.
>	Header only	
>	Data section and a trailer	
>	Data section only	
>	Header, data section and a trailer	PG # 323
01.5.11		
24. Raid	Level is not a true member of the	RAID family.
>	PG # 330	
>	2	
>	3	
>	4	
25. Tho.	conversion of numbers from a represent	ation in one base to another is known as
23. The C		
>		PG # 333
>	1	
>	1	
>	Hexadecimal Representation	

26. A	signal decides whether the input word	I should be shifted or bypassed.
>	Control Read	
>	Shift/bypass	PG # 346
>	Control Write	
>	Control Transfer	
27. In Sin	gle-Precision Binary Floating Point Repres	sentation the size of exponent is
>	8-bits	PG # 348
>	11-bits	
>	1-bits	
>	23-bits	
28. In Do	uble-Precision Binary Floating Point Repre	esentation the size of fraction is
>	23-bits	
>	52-bits	PG # 348
>	11-bits	
>	1-bits	
29. For a	request of data if the requested data is not p	present in the cache, it is called a
>	Cache Miss	PG # 358
>	Spatial Locality	
>	Temporal Locality	
>	Cache Hit	
30. For a 1	request for data, if the data is available in t	he cache it results in a
>	Cache Miss	
>	Spatial Locality	
>	Temporal Locality	
>	Cache Hit PG # 358	

31. Fc	or wr	ite to complete in Write throu	igh, the CPU has to wait. This wait state is called	
	>	Write Through		
	>	Write Back		
	>	Write Allocate		
	>	Write Stall	PG # 363	
32		contains permanent pattern of	f data that cannot be changed.	
	>	RAM		
	>	Hard Disk		
	>	Cache		
	>	ROM	PG # 356	
33. In	Con	trol Field of page table,	indicate the availability of page in main memory.	
	>	Access Control Bits		
	>	Used Bits		
	>	Presence Bits	PG # 367	
	>	Redundant Bits		
34		are formed by concatenating	g the page number with the word number.	
	>	Memory chips		
	>	Protocols		
	>	Hazards		
	>	Virtual addresses	PG # 366	

افضل انسان وہ ہے جو اپنی اصلاح کی کوشش کرتا ہے

35. In	technique memory is divided	l into segments of variable sizes deper	nding upon the requirements.
>	Multiplexing		
>	Segmentation	PG # 365	
7	Hamming code		
7	Partial decoding		
36	depends upon the average number	of calls and the service time taken by	a narticular carvar
			a particular server.
7	Through put	PG # 380	
	Latency		
,	Poisson Distribution		
	Response Time		
37	is the maximum rate at which dat	a can be transmitted through network	s.
	> Transmission Time		
	> Latency		
	> Transport Latency		
	<b>Bandwidth</b>	PG # 388	
38. The	time for the message to pass through the	e network, except the time of flight is	called
	Transmission Time	PG # 388	
>	Latency		
>	Transport Latency		
>	Bandwidth		
39. In pl glass	hysical media of networks, for increaseds.	l and better performance we use	_ which are usually made of
7	Coaxial Cables		
7	Twisted Pair Cables		
>	Fiber Optic Cable	PG # 390	
>	Shielded Twisted Pair Cables		

40. What does the instruction "ldr R3, 58" of SRC do?	
➤ it will load the register R3 with the contents of the memory location M [PC+58]	
➤ It will load the register R3 with the relative address itself (PC+58).	
➤ It will store the register R3 contents to the memory location M [PC+58]	
➢ No operation	
41. What functionality is performed by the instruction "lar R3, 36" of SRC?	
➤ It will load the register R3 with the contents of the memory location M [PC+36]	
> It will load the register R3 with the relative address itself (PC+36). PG # 48	
➤ It will store the register R3 contents to the memory location M [PC+36]	
No operation	
42. What is the instruction length of the FALCON-E processor?	
> 8 bits	
> 16 bits	
> 32 bits PG # 124	
➤ 64 bits	
43. Type A format of SRC usesinstructions	
> two PG # 47	
➤ three	
> four	
> five	
44. Which instruction is used to store register to memory using relative address?	
> 1d instruction	
> Idr instruction	
> lar instruction	
> str instruction PG # 48	

45. There are	types of reset	operations	in SRC
10. There are	types of reset	operations	III DICC

- > Three
- > Four
- > Five

46. Which one of the following is a bi-stable device, capable of storing one bit of Information?

- > Decoder
- ► Flip-flop PG # 76
- Multiplexer
- Diplexer

47. Execution time of a program with respect to the processor is calculated as:

- Execution Time = IC x CPI x MIPS
- $\triangleright$  Execution Time = IC x CPI x T

**PG#44** 

PG # 195

- > Execution Time = CPI x T x MFLOPS
- Execution Time = IC x T

**48.** Which one of the following register stores a previously calculated value or a value loaded from the main memory?

- Accumulator
- Address Mask
- > Instruction Register
- Program Counter

#### **Accumulator**

Accumulator is located in CPU. Accumulator stores a previously calculated value or a value loaded from the main memory. Without an accumulator it would be necessary to write the result of each calculation to main memory and read them back. Access to main memory is slower than access to the accumulator which usually has direct paths to and from the ALU.

# جھوٹ انسان اور ایمان دونوں کا دشمن ہے

49. Which	n one of the following is called 0-address mac	hine?
>	General purpose register machines	
>	RISC machines	
>	Accumulator based machines	
>	Stack based machines	PG # 31
50. Which interv		en a character is not available at the beginning of an
>	Framing error	
>	Parity error	
>	Over-run error	
>	Under-run error	PG # 240
51. Which		n a 0 is received instead of a stop bit (which is always a 1)?
>	Framing error	PG # 240
>	Parity error	
>	Over-run error	
>	Under-run error	
52. An in	terface that is used to connect the computer bu	as with I/O devices is called
>	Buffer	
>	<b>I/O port</b> PG # 245	
>	Memory mapping	
>	Processor	
100		
	Ca Chila o James 12	خود کو تمہیں سے بڑھکر کوئے

53	. Consider Falco	on A, with 16 address lines, the total address space is Kbytes.
>	2 ^ 16	PG # 256
	2 ^ 10	
>	2 ^ 6	
>	2 ^ 8	
	2 <sup>16</sup> = 64 k	<mark>(bytes.</mark>
54		is the process of periodically checking the status of a device to see if it is ready for the next I/O
0.	operation.	is the process of periodically electring the status of a device to see if it is ready for the liext 1 o
>	Polling	PG # 270
>	Snooping	
>	Data Bus Mult	iplexing
>	Pipelining	
55.	Which one of t device?	he following is <b>NOT</b> a technique used when the CPU wants to exchange data with peripheral
>	Direct Memory	y Access
>	Interrupt driver	n I/O
>	Programmed I/	O CO
>	Virtual Memo	PG # 268
levice Prog Inter	are three maine, namely I/O rupt driven I/O ot Memory Acc	
56	. Which one is the	he last instruction of the ISR that is to be executed when the ISR terminates?
	> IRET	PG # 278
	> IRQ	
	> INT	
	> NMI	

57. Wh	nich one of the following is a fixed size structure that stores the address of the first instruction of ISR?
>	Interrupt request
>	Interrupt handler
>	Boot Sector
>	Interrupt vector PG #277
	con-A Simulator loads a FALCON-A binary file with a extension and presents its contents into ferent areas of the simulator.
>	.bin
>	. <mark>binfa</mark> PG # 2
>	.fa
>	.asmfa
	Direct memory access (DMA), a is needed to control the total activity and to synchronize the asfer of data.
>	DMA memory unit
>	DMA controller PG 313
>	Control software
>	Programmed I/O
60	allows a peripheral device to read from and/or write to memory without intervention by the U.
	▶ Direct memory access PG # 316
	> Polling
	Programmed I/O
	➤ Interrupt driven I/O

جو شخص ناکامیوں سے ٹر کر بھاگتا ہے کامیابی اُس سے ٹر کر بھاگتی ہے

61.A coi	mponent connected to the system bus and hav	ing control of it during a particular bus cycle is called
_		
>	Master component	PG # 317
>	Slave component	
	n it is required to read data from a particular leading process is called	ocation of the disk, the head moves towards the selected track
>	- <mark>Seek</mark>	PG # 322
>	Encoding	
>	Fragmentation	
>	Defragmentation	
63 CRC	hasoverhead as compared to Ha	mming code
		mining code.
>	4	
>	Greater	
>		PG # 329
>	Absolutely no	
64	is the simplest form for representing a sign	ed number.
>	Sign Magnitude Form	PG # 330
>	Radix Complement Form	
>	Biased Representation	
>	Diminished Radix Compliment Form	
65. In	adder circuit we feed carry out from th	e previous stage to the next stage and so on.
>		PG # 335
>		
	1	
>	2's Complement Adder	

66	are computed by the ALU and stored in proce	essor status register.
>	<b>Condition Codes</b>	PG # 344
>	Control Signals	
>	Flip Flops	
>	Multiplexers	
	nputers, floating-point representation uses word.	_to encode significant, exponent and their sign in a
>	Decimal Numbers	
>	Binary Numbers	PG # 341
>	Octal Numbers	
>	Hexadecimal Numbers	
68. In floa	ating point representations is also called Sign	mantissa.
>	Base	
>	Significant	PG # 341
>	Exponent	
69.A	signal decides whether the input word show	ald be shifted or bypassed.
>	Shift/bypass	PG # 340
>	Control Write	
>	Control Transfer	
<b>70.</b> For a	request of data if the requested data is not presen	at in the cache, it is called a
>	Cache Miss	PG # 349
>	Spatial Locality	
>	Temporal Locality	
>	Cache Hit	

71. Randomly replacing any older page to	bring in the desired page is known as
<ul><li>Always Replacement</li><li>LFU (Least Frequently Used)</li></ul>	
> Random Replacement	PG # 356
> Fragmentation	
72. In Control Field of page table,	_ indicate the availability of page in main memory.
Access Control Bits	
Used Bits	
Presence Bits	PG # 356
Redundant Bits	
73. A set of rules followed by different co.	mponents in a network is called
> Host	
Connectivity	
Resource Sharing	
> Protocol	PG # 373
74. In topology, all the compute	ers are connected in the form of a circle.
> Bus	
Ring	PG # 381
> Mesh	
> Star	
75. SPARC (Scalable Processor Architector	ure) is an example ofarchitecture.
> CISC	
> RISC	PG # 148
> SRC	
> FALCON	

76. Which one of the following is the memory organization of EAGLE processor?

- > 2^8 \* 8 bits
- > 2^16 \* 8 bits

PG # 120

- > 2^32 \* 8 bits
- > 2^64 \* 8 bits

Memory organization is 2^16 x 8 bits. This means that there are 216 memory cells, each one byte long

77. Which one of the following is the memory organization of **SRC processor**?

- > 2^8 \* 8 bits
- > 2^16 \* 8 bits
- > 2^32 \* 8 bits

**PG # 46** 

> 2^64 \* 8 bits

78. \_\_\_\_\_\_ is a collection of binary digits or bits that the computer reads and interprets.

- > Assembly language
- ➤ Higher level language
- > English language
- Machine language

**Click Here For Reference Detail** 

79. In which one of the following addressing modes, the value to be stored in memory is obtained by directly retrieving it from another memory location?

Direct Addressing Mode

**Click Here For Reference Detail** 

- Immediate addressing mode
- ➤ Indirect Addressing Mode
- ➤ Register (Direct) Addressing Mode

جو لوگوں کے سامنے فخر کرتا ہے وہ لوگوں کی نظروں سے گر جاتا ہے

80. The external interface of FA	AI CON-A consists of a	address bus and	a data bus
oo. The external interface of 17	LECON A consists of a	address ous and	a data ous.
➤ 8-bit, 8-bit			
> 16-bit, 16-bit	Click Here Fo	r Reference Detail	
➤ 16-bit, 24-bit			
➤ 16-bit, 32-bit			
81. In which of the following ins	tructions the data move bety	ween a register in the p	processor and a memory location
(or another register) and are a	lso called data movement?		
➤ Arithmetic/logic			
<b>≻</b> Load/store	PG # 141		
> Test/branch			
➤ None of the given			
82. The instruction	n is completed once memory	access has been made	e and the memory location has
been written to.			
> Store	PG # 208		
> Branch			
➤ Load			
> Control			
83. Which type of instructions e	nables mathematical compu	tations?	
	70.40		
> Arithmetic	PG # 92		
Control			
> Data transfer			
Miscellaneous			

84.	Control signal a	llows the bus to read from the selected register.
	<b>&gt; DD</b>	
	➤ RBE	
	> RCE > LCON	
	> LCON > R2BUS	PG # 182
	R2BUS	Ι G # 102
re		re a part of the instruction set of the SRC, there are certainelect the appropriate function for the ALU to be performed, to select the opriate memory location.
	> Registers	
	<b>≻</b> Control signals	Page # 171
	> Memory	
	> DMA controllers	
86.		ntifier associated with it, which is called its  PG # 244
	<ul><li>Address</li><li>Access point</li></ul>	PG # 244
	<ul><li>Interval Identifier</li></ul>	
	<ul><li>Device Driver</li></ul>	
	y Beview Briver	
87. F	Partial decoding is an attractive of	choice in
	> Small system	PG # 255
	➤ Large system	
	➤ Medium system	
	➤ All of the above	
	غ سے بہتر ب	بدصورت چبره بدصورت دماخ

88. Maska	able Interrupts are applied to the	pin of the processor.
	> INTR	PG # 275
	> NMI	
	<b>► IRET</b>	
7	> INT	
89. Non-r	maskable Interrupts are detected using	the pin of the processor.
>	> INTR	
7	> <mark>NMI</mark>	PG # 275
7	> IRET	
	> INT	
90. In M	ultiple Interrupt Line, a number of inte	errupt lines are provided between the modules.
>	External and Internal	
>	CPU and the I/O	Page # 283
>	CPU and Memory	
>	Memory and I/O	
91. In	recording, bits are encoded in pairs	so there are only ' n/2' additions instead of 'n'.
>	Booth Recording	
	Bit-Pair Recording	Page # 343
>	Dit-1 all Recording	
>	Fraction Division	
>		

92.	is nonvolatile i.e. it retains the inf	Formation in it when power is removed from it.
	> RAM	
	> DRAM	
	> ROM	PG # 356
	> SRAM	
		which has been least used in the recent past, is replaced with a new
b	block. This technique is called	
>	➤ Always Replacement	
>	Random Replacement	
>	➤ LFU (Least Frequently Used)	Page # 362
>	➤ Write Allocate	
94	acts as a cache between main m	emory and secondary memory.
>	Read Only Memory	
>	Flash Memory	
>	<b>Virtual Memory</b>	PG # 364
>	Magnetic Tape	
95.	is also called traffic intensity	y and its value must be between 0 and 1.
>	➤ Little's Law	
>	<ul><li>Poisson Distribution</li></ul>	
>	➢ Server Utilization	PG # 381
>	> SPEC	

96. What is the instruction length of SRC processor?

> 8 bits

> 16 bits

 $\triangleright$  32 bits

PG # 134

> 64 bits

EAGLE	FALCON-A	FALCON-E	SRC
Variable	Fixed		Fixed
8 bits or 16 bits	16 bits		32 bits

97. What does the word 'D' in the 'D-flip-Flop' stands for?

Data

PG # 76

- Digital
- > Dynamic
- Double

98. Almost every commercial computer has its own particular ----- language

assembly language

**PG#25** 

- > English language
- > Higher level language
- > 3GL

عقل مند آدمی اس وقت تک نہیں ہولتا جب تک خاموشی نہیں ہو جاتی

99. W	/hic	h field of the	e machine languag	ge instruction is	the "type of o	peration" that	is to be perfor	rmed?
	>	Op-code	(or the operation	ı code)	PG a	# <b>33</b>		
	>	CPU registe	ers					
	>	Memory cel	ells					
	>	I/O location	ns					
100.		-	is/are defined as	the time require	ed to process a	single instruct	ion.	
	>	Latency &	throughput		PG # 20	03		
	>	Latency						
	>	Throughput	t					
	>	Hazards						
101.		In pipelin	ning	_ is increased	by overlapping	g the instruction	n execution	
	>	Latency						
	>	Throughpu	u <b>t</b>		PG # 220			
	>	Execution to	ime					
	>	Clock speed	d					
102.		Which of t	the following regi	ster(s) takes inp	out from the A	LSU as the add	ress of the me	emory location to
be	e ac	cessed and tra	ransfers the memo	ory contents on	that location of	nto memory su	b-system?	
	>	Instruction	Register					
	>	Memory ad	ddress register		PG # 151			
	>	Memory Bu	uffer register					
	>	Registers A	and C					
. س		دکے دن	یتہ امیدیں	سے وابر	انسانه س	_ بلکہ	نہیں دیت	انسان دکھ
O46	ی	4 9		. 1		•	4 04	0 0

103 occurs when the	ne exponent is too large and can not be represented in the exponent field.
➤ Underflow	
> Overflow	PG # 348
Rounding off	
Normalize	
	nd contains a data word, directly connected to the data bus which is b-bit
wide memory address register (MAR)	).
➤ Instruction Register(IR)	
> memory address register (MA	R)
> memory Buffer Register(MI	PG # 350
➤ Program counter (PC)	
105. Theis m-bits wide and	contains memory address generated by the CPU directly connected to the
m-bit wide address bus.	
> memory address register (MA	AR) PG # 350
Accumulator register	
Program counter register	
> Instruction register	
is a place for	safe storage and provides the fastest possible storage after the registers.
Hard Disk	
<b>Cache</b>	PG # 356
Compact Disk	
Floppy Disk	

105		
107.	<b>D</b>	refers to the interconnection of machines in a building or a campus.  SAN
		LAN PG # 387
		WAN
	>	MAN
108.		What is the size of the memory space that is available to <b>SRC processor</b> ?
	>	2^8 bytes
	>	2^16 bytes
	>	2^32 bytes PG # 46
	>	2^64 bytes
109.		Which operator is used to name registers, or part of registers, in the Register Transfer Language?
	>	₽G # 66
	1	&
	>	%
110		% ©
110. ar	A A	%
	> chite	%  Which one of the following is the highest level of abstraction in digital design in which the computer ect views the system for the description of system components and their interconnections?
	chite	%  Which one of the following is the highest level of abstraction in digital design in which the computer ect views the system for the description of system components and their interconnections?  Processor-Memory-Switch level (PMS level)  PG # 22
	> chite	Which one of the following is the highest level of abstraction in digital design in which the computer ect views the system for the description of system components and their interconnections?  Processor-Memory-Switch level (PMS level)  PG # 22  Instruction Set Level
	chite	%  Which one of the following is the highest level of abstraction in digital design in which the computer ect views the system for the description of system components and their interconnections?  Processor-Memory-Switch level (PMS level) PG # 22  Instruction Set Level  Register Transfer Level
	> chite	Which one of the following is the highest level of abstraction in digital design in which the computer ect views the system for the description of system components and their interconnections?  Processor-Memory-Switch level (PMS level)  PG # 22  Instruction Set Level

111.		Which one of the following design levels is called the gate level?			
	>	Logic Design Level PG # 22			
	>	Circuit Level			
	>	Mask Level			
	>	None of the given			
112.		Instructions usually involve calculating the target address and evaluating a condition.			
	>	Add			
	>	Branch PG # 209			
	>	Load			
	>	Store			
113.		Which of the instruction is used to load register from memory using a relative address?			
	>	la			
	>	nop			
	>	ldr PG # 47			
	>	str			
114.		We represent e^ instead of e to show			
	>	Sign Magnitude Form			
	>	Radix Complement Form			
	>	Diminished Radix Complement Form			
	>	Biased Representation PG # 347			

115.			ombination of arithmetic, logic and shifter u	nit along with some multiplexers and control
u	nit.			
	>	1		
		CPU Register		
		Flip Flop		
	>	ALU		PG # 347
116.		Connection O	riented Communication reserves the	until the transfer is complete.
	>	<b>Bandwidth</b>	PG # 394	
	>	Error		
	>	Checksum		
		Protocol		
117.		In Connection	n-less Communication message is divided in	to
	>	Tracks		
	Þ	Sectors		
	>	Platters		
	>	Packets	PG # 394	
	ė,	•	1.8	
UH,	٠	حسن سے	سے ہوئی ہے لباس و	خوبصورتی علم و ادب م



### Join our Facebook Group

CS101 - Introduction to Computing VU Group for All subjects


Note: If you found any mistake in mcqz please mail at above mentioned email address. And tell me your answer with references.



Winning is not everything, but wanting to win is everything.....
Go Ahead..... Best Of Luck!

J93338000739,6980

please pray for me and I will pray for you too



Campus (AKMPO1)



ARSLAN ARSHAD
Arslan.arshad01@gmail.com