```
library IEEE;
      use IEEE.STD_LOGIC_1164.all;
entity CLA_top is
      port(
            a, b : in std_logic_vector(31 downto 0);
            cin : in std_logic;
            sum : out std_logic_vector(31 downto 0);
            cout : out std_logic
      );
end entity CLA_top;
architecture mixed of CLA_top is
      component CLA_block is
            port(
                  a, b : in std_logic_vector(3 downto 0);
                  cin : in std_logic;
                        : out std_logic_vector(3 downto 0);
                  cout : out std_logic
            );
      end component;
                  : std_logic_vector(0 to 8);
      signal c
    -- 0 er cin
begin
      c(8) \ll cin;
    -- bruker carry fra forrige blokk som input til neste blokk
      -- og c(8) som usynlig carry inn
      clas : for i in 7 downto 0 generate
            ny_cla : CLA_block port map(
                  a => a(31-i*4 \text{ downto } 28-i*4),
                  b => b(31-i*4 \text{ downto } 28-i*4),
                  cin => c(i+1),
                  s => sum(31-i*4 downto 28-i*4),
                  cout => c(i)
            );
      end generate clas;
      cout \leq c(0);
end architecture;
```