CSE 331 Final Project Report

Single Cycle Datapath

AHMET ÖZYILMAZ 111044014

1 GİRİŞ

Bu dönemki BİL 331 dersinin final projesi. İnputs / outputs aşağıda gösterildiği şekildedir.

Aşağıdaki şekil projenin ana kısmının şeklidir. Gözüken input ile istenilen outputlar gözükmektedir.

```
module mips_core(ResultOut, pcOut, pcIn, clock);
input clock;
output [31:0] pcOut;
input [31:0] pcIn;
wire [31:0] pc;
output [31:0] ResultOut;

// Read next instruction
wire [31:0] instruction;
mips_instr_mem instructionMemory(instruction, pc);
```

instructionların bulunduğu dosyadan instructionları çekip gerekli parçalara ayırmaktadır.

```
assign opcode = instruction[31:26];
assign rs = instruction[25:21];
assign rt = instruction[20:16];
assign rd = instruction[15:11];
assign shamt = instruction[10:6];
assign fcode = instruction[5:0];
assign imm = instruction[15:0];
assign jump = instruction[25:0];
```

Ayrıca control unit clock ile birlikte instruction gelmesi ile birlikte gerekli control unit sinyallerini üretmektedir. Aşağıdaki resim.

Şekil 1 Control unit sinyalleri

2 MODÜLLER

Single Cycle Datapath in kısımları.

- controlUnit
- registerUnit
- signExtender unit
- ALUCtr unit
- ALU unit
- Branch
- PC(program counter)
- Muxes(32 bit 1 input)
- Muxes(32 bit 3 input)
- Muxes(5bit 3 input)
- Jump Unit

Datapath in ana kısımları bu şekilde.

3 Control Unit

```
module mips_control(RegDest, Branch, Jump, MemRead, MemtoReg,
ALUOp, MemWrite, ALUSrc, RegWrite, opcode, fcode);
   input [5:0] opcode, fcode;
output [1:0] RegDest, MemtoReg;
output Branch, Jump, MemRead, MemWrite, ALUSrc, RegWrite;
   output [1:0] ALUOp;
   assign RegDest = opcode == 6'b000000 ? 2'b01 : opcode == 6'b000011 ? 2'b10 : 2'b00;
   : opcode == 6'b000011 //jal
                      : opcode == 6'b001111 //lui
? 2'b11
                       ? 2'b11
: 2'b00; //others
    assign ALUSrc
                       || opcode == 6'b001001 //andi
|| opcode == 6'b001101 //ori
|| opcode == 6'b001010 //slti
                      || opcode == 6'b001010 //slti

|| opcode == 6'b001011 //sltiu

? l'b1 : l'b0;

opcode == 6'b000000

|| opcode == 6'b100011 //lw

|| opcode == 6'b100100 //lbu
   assign RegWrite
                         opcode == 6'b100101 //lhu
opcode == 6'b001000 //addi
                         opcode == 6'b001001 //addi

opcode == 6'b001100 //andi

opcode == 6'b001101 //ori

opcode == 6'b001111 //lui


|| opcode == 6'b001100 //andi
                           || opcode == 6'b001101 //ori
                            || opcode == 6'b001111 //lui
                            || (opcode == 6'b000000 && fcode == 6'b000000) //sll
                            || (opcode == 6'b0000000 && fcode == 6'b0000010) //srl
                            || opcode == 6'b001010 //slti
                            || opcode == 6'b001011 //sltiu
                            ? 1'b1 : 1'b0;
assign ALUOp
                        = opcode == 6'b0000000 //R-Type
                            ? 2'b10
                            : opcode == 6'b100011 //LW
                               || opcode == 6'b100100 //LBU
                              || opcode == 6'b100101 //LHU
                            ? 2'b00
                           : opcode == 6'b101011 //SW
                            ? 2'b00
                            : opcode == 6'b000100 //BEQ
                              || opcode == 6'b000010 //J
                            ? 2'b01
                            : 2'bl0; //Possibly arithmetic ?
endmodule
```

Yorumlarda yazıldığı gibi R-I-J type instructionlara göre operand kodları göre ve function fielde göre sinyaller üretildi.

4 Register Unit

Register ünitesi üretilen kontrol sinyallerine göre ve clk sinyaline göre "registers.mem" dosyasında bulunan register değerlerinden istenilen memory birimin değerini döndürmektedir.

Clk sinyali her "positiveedge" olduğunda dosyadan okuma gerçekleşiyor.



```
module mips_registers
3 (
    output reg [31:0] read_data_1, read_data_2,
    input [31:0] write_data,
    input [4:0] read reg 1, read reg 2, write reg,
    input signal reg write, clk
-);
    reg [31:0] registers [31:0];
Ξ
   initial begin
   $readmemb("registers.mem", registers);
   end
   always @ (posedge clk)
3
   begin
3
      if (signal reg write) begin
      registers[write_reg] <= write_data;
      end
3
      else begin
        read data 1 <= registers[read reg 1];
      read_data_2 <= registers[read_reg_2];
    end
 endmodule
```

5 Sign Extend Unit

I type instructionlarda 16 bitin – 32 bit çevrilmesi için kullanılmaktadır.

```
module mips_sign_extender(extended, in);

input [15:0] in;
output [31:0] extended;

assign extended[15:0] = in;
assign extended[31:16] = {16{in[15]}};
endmodule
```

Girdisi 16 bit – çıktısı 32 bittir.

6 ALU – Control

```
module mips alu control(ALUControl, opcode, ALUOp);
input [5:0] opcode;
input [1:0] ALUOp;
output [3:0] ALUControl;
wire [3:0] tempAluControl;
assign tempAluControl = opcode == 6'b100000 //add
                        || opcode == 6'b100001 //addu
                        || opcode == 6'b001000 //addi
                        || opcode == 6'b001001 //addiu
                        ? 4'b0010
                        : opcode == 6'b100010 //sub
                        || opcode == 6'b100011 //subu
                        ? 4'b0110
                        : opcode == 6'b100100 //and
                        ? 4'b0000
                        : opcode == 6'b100101 //or
                        ? 4'b0001
                        : opcode == 6'b101010 //slt
                        || opcode == 6'b001010 //slti
                        || opcode == 6'b001011 //sltiu
                        || opcode == 6'b101011 //sltu
                        ? 4'b0111
                        : opcode == 6'b000000 //sll
                        ? 4'b0100
                        : opcode == 6'b000010 //srl
                        ? 4'b0101
                        : opcode == 6'b100111 //nor
                        ? 4'b1100
                        : opcode == 6'b001100 //andi
                        ? 4'b0000
                        : opcode == 6'b001101 //ori
                        ? 4'b0001
                        : 4'bxxxx;
assign ALUControl = ALUOp == 2'b00
                  ? 4'b0010
                   : ALUOp == 2'b01
                   ? 4'b0110
                   : ALUOp == 2'b10
                   ? tempAluControl
                   : 4'bxxxx;
endmodule
```

7 ALU

ALU control modülünün üretmiş olduğu output sinyallerine göre gerekli işlemleri yapıp 32 bit sonuç döndürmektedir. Ayrıca branch instructionu geldiğinde


```
module mips_alu(Result, Zero, readData1, readData2, shamt, ALUCtr);
output [31:0] Result;
output
              Zero;
input [31:0] readDatal;
input [31:0] readData2; //after mux selection
input [3:0] ALUCtr;
input [4:0] shamt;
wire
              overflowAdd;
wire
              overflowSub;
wire
              setLessThan;
wire [31:0] readDataSum;
wire [31:0] readDataSub;
assign readDataSum = readDatal + readData2;
assign readDataSub = readDatal - readData2;
assign overflowAdd = (readDatal[31] == readData2[31] && readDataSum[31] != readData1[31])
assign overflowSub = (readDatal[31] == readData2[31] && readDataSub[31] != readData1[31])
assign setLessThan = overflowSub ? ~(readDatal[31]) : readDatal[31];
assign Result
                 = ALUCtr == 4'b0010
                ? readDataSum
                 : ALUCtr == 4'b0000
                 ? readDatal & readData2
                 : ALUCtr == 4'b0001
                 ? readData1 | readData2
                 : ALUCtr == 4'b1100
                 ? ~(readData1 | readData2)
                 : ALUCtr == 4'b0110
                 ? readDataSub
                 : ALUCtr == 4'b0111
                 ? {{31{1'b0}}}, setLessThan}
                 : ALUCtr == 4'b0100
                 ? readData2 << shamt
                 : ALUCtr == 4'b0101
                 ? readData2 >> shamt
                 : 0:
assign Zero = (Result == 0);
```

8 Instruction memory

İnstuctionları memory dosyasından okuyup program counter a göre gerekli instructionu döndürüyor.

```
instr.txt - Not Defteri
Dosya Düzen Biçim Görünüm Yardım
000000000000000011111000000100000 : add
001000000000010000000000000000011 : addi
001001000000110000000000000000111 : addiu
0000000000000000001100000100001 : addu
00000001000010010101000000100100 : and
001100000010000000000000000001110 : andi
00010000001000100000000000000000000001 : bea ?
001111000000010100000000000001111 : lui
00000000000000010001000000100111 : nor -
000000000000000010001000000100101 : or
001101000000000111111111111111111 : ori
000000000000000010001000000101010 : slt
000000000000000010001000000101011 : sltu
000000000001000000000010000000 : sll
00000000000010000000000010000010 : srl
000000001110100000000000000100010 : sub
00000000000000010001000000100010 : subu
```

9 Data Memory





Data memoryde lw – sw gibi memory instructionlarını okuma ve yazma işlemlerinde kullanılmaktadır. "data.mem" dosyasından işlemler yapılmaktadır.

```
module mips data mem (read data, mem address, write data, sig mer
 output [31:0] read data;
 input [31:0] mem address;
 input [31:0] write_data;
 input sig_mem_read;
 input sig_mem_write;
  //reg [7:0] data mem [1023:0];
 reg [31:0] data mem [255:0];
 // I put this to get rid of the error below
  // Error (10137): Verilog HDL Procedural Assignment error at mip:
 reg [31:0] read_data;
☐initial begin
    $readmemb("data.mem", data_mem);
□always @(mem_address or write_data or sig_mem_read or sig_mem_wr:
   if (sig mem read) begin
    read_data = {data_mem[mem_address]};
    end
if (sig_mem_write) begin
       data mem[mem_address] <= write_data[31:0];</pre>
       data_mem[mem_address+0] <= write_data[31:0];</pre>
      //data mem[mem address+2] <= write data[23:16];
       //data mem[mem address+3] <= write data[31:24];</pre>
       //data mem[mem address] <= write data[31:0];</pre>
       //$writememb("data2.mem", data mem);
     end
  end
  endmodule
```

Programın Testbenh çıktıları



```
☐if {$make assignments} {
                                     set_global_assignment -name FAMILY "Cyclone III"
                                    set_global_assignment -name DEVICE EP3C55F484C6 set_global_assignment -name TOP_LEVEL_ENTITY mips_core
       30
       31
                                    set global assignment -name ORIGINAL QUARTUS VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:15:54 DECEMBER 23, 2017"
       32
       33
                                   set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:15:54 DECEMBER 23, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MAX_CORE_JUNCTION_TEME 0
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL_"ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERTLOG_HDL" -section_id_eda_simulation
set_global_assignment -name VERTLOG_FILE mips_testbench_v
       34
       35
       36
       37
       38
       40
       41
                                    set_global_assignment -name VERILOG_FILE mips_testbench.v
set_global_assignment -name VERILOG_FILE mips_sign_extender.v
set_global_assignment -name VERILOG_FILE mips_registers.v
       42
       43
       44
                                    set_global_assignment -name VERILOG_FILE mips_registers.v
set_global_assignment -name VERILOG_FILE mips_mux_Sbit_3input.v
set_global_assignment -name VERILOG_FILE mips_mux_Sbit_3input.v
set_global_assignment -name VERILOG_FILE mips_mux_32bit_4input.v
set_global_assignment -name VERILOG_FILE mips_mux_32bit_3input.v
       45
       46
       47
       48
       49
                                    set_global_assignment -name VERILOG_FILE mips_mux_32bit.v
set_global_assignment -name VERILOG_FILE mips_load_word_halfword_byte_selector.v
set_global_assignment -name VERILOG_FILE mips_instr_mem.v
       50
       51
       52
                                   set global_assignment -name VERILOG_FILE mips_lastr_mem.v
set_global_assignment -name VERILOG_FILE mips_data_mem.v
set_global_assignment -name VERILOG_FILE mips_core.v
set_global_assignment -name VERILOG_FILE mips_control.v
set_global_assignment -name VERILOG_FILE mips_alu_control.v
set_global_assignment -name VERILOG_FILE mips_alu_control.v
set_global_assignment -name VERILOG_FILE mips_alu_v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL MODEL "MONDE (CONSERVATIVE)"
set_global_assignment -name POWER_BOARD_THERMAL MODEL "MONDE (CONSERVATIVE)"
set_global_assignment -name POWER_BOARD_THERMAL MODEL "MONDE (CONSERVATIVE)"
       53
       54
       55
       56
       57
       58
       59
                                    set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
       60
       61
       62
       63
       64
       65
                                    # Commit assignments
       66
                                    export assignments
       67
       68
                                    # Close project
                                    if {$need_to_close_project} {
   project_close
       69
                     70
       71
      72
73
<
```

hed NativeLink simulation (quartus_sh -t "c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl" --rtl_sim "l: NativeLink execution see the NativeLink log file D:/2017-2018/Organizasvon/Projects/331 Computer Organization/FinalProject/U