CSE 232 SPRING 2020 PROJECT 2

ABDULLAH CELIK 171044002

Editing C Code:

We will implement following C code with our machine.

```
mult = 0; \\ while(a > 0) \{ \\ mult = mult + b; \\ a = a - 1; \}
```

However, this C code is insufficient for negative numbers. Because I will also implement negative number multiplication. First, let's edit the code above.


```
if(a < 0) \{ \\ a = -a; \\ b = -b; \} \\ mult = 0; \\ while(a > 0) \{ \\ mult = mult + b; \\ a = a - 1; \}
```

State Diagram

To simplify the diagram below, outputs that it's 0 are not shown in the diagram. And also the rst input is not shown in the diagram. If rst input is 1 in any state, state will be returned 0000.

```
    go = run (input)
    et = equal than (input)
    lt = less than (input)
    o = overflow (input)
    rst = reset (input)
    la = load a (output)
    as = addition or substraction(output)
    oflw = overflow(output)
    oflw = overflow(output)
```

Inputs: go,et,lt,o,rst
Outputs: la, sa, lb, sb, lmult, clr_mult
op, as, oflw




Draw Datapath

If rst input is 1 in any state, state will be returned S0 state. It is not drawn to simplify.

Inp	uts	Operation					
а	b	Operation					
>0	>0	Nothing					
>0	< 0	Nothing					
<0	>0	a = -a, b = -b					
< 0	< 0	a = -a, b = -b					

Inputs: go, a, b, rst

Outputs: mult



Draw Turth Table

	Inputs							Outputs												
s3	s2	s1	s0	et	lt	go	О	n3	n2	n1	n0	la	sa	lb	sb	lmult	clr_mult	ор	as	oflw
0	0	0	0	Χ	Χ	0	Χ	0	0	0	0	0	0	0	0	0	0	00	0	0
0	0	0	0	Χ	Χ	1	Χ	0	0	0	1	0	0	0	0	0	0	00	0	0
0	0	0	1	Χ	Χ	Χ	Χ	0	0	1	0	1	0	1	0	0	1	00	0	0
0	0	1	0	Χ	0	Χ	Χ	0	1	0	1	0	0	0	0	0	0	00	0	0
0	0	1	0	Χ	1	Χ	Χ	0	0	1	1	0	0	0	0	0	0	00	0	0
0	0	1	1	Χ	Χ	Χ	Χ	0	1	0	0	1	1	0	0	0	0	01	0	0
0	1	0	0	Χ	Χ	Χ	Χ	0	1	0	1	0	0	1	1	0	0	10	0	0
0	1	0	1	0	Χ	Χ	Χ	0	1	1	0	0	0	0	0	0	0	00	0	0
0	1	0	1	1	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	00	0	0
0	1	1	0	Χ	Χ	Χ	0	0	1	1	1	0	0	0	0	1	0	11	0	0
0	1	1	0	Χ	Χ	Χ	1	1	0	0	0	0	0	0	0	1	0	11	0	0
0	1	1	1	Χ	Χ	Χ	Χ	0	1	0	1	1	1	0	0	0	0	00	1	0
1	0	0	0	Χ	Χ	Χ	Χ	1	0	0	0	0	0	0	0	0	0	00	0	1

Derive Boolean Expressions From The Truth Table

• n3 - when n3 output is 1

s3	s2	s1	s0	et	lt	go	0
0	1	1	0	Χ	Χ	Χ	1
1	0	0	0	Χ	Χ	Χ	Χ

$$n3 = s3$$
's2s1s0'o + s3s2's1's0'

• n2 - when n2 output is 1

```
        s3
        s2
        s1
        s0
        et
        lt
        go
        o

        0
        0
        1
        0
        X
        0
        X
        X
        X

        0
        1
        0
        0
        X
        X
        X
        X

        0
        1
        0
        1
        0
        X
        X
        X

        0
        1
        1
        0
        X
        X
        X
        X

        0
        1
        1
        1
        X
        X
        X
        X
```

n2 = s3's2's1s0'lt' + s3's2's1s0 + s3's2s1's0' + s3's2s1's0et' + s3's2s1s0'o' + s3's2s1s0

```
n2 = s3's2's1(s0'1t' + s0) + s3's2s1'(s0' + s0et') + s3's2s1(s0'o' + s0)
```

$$n2 = s3's2's11t' + s3's2's1s0 + s3's2s1's0' + s3's2s1'et' + s3's2s1o' + s3's2s1s0$$

$$n2 = s3's2's11t' + s3's1s0(s2' + s2) + s3's2s1's0' + s3's2s1'et' + s3's2s1o'$$

$$n2 = s3's2's11t' + s3's1s0 + s3's2s1's0' + s3's2s1'et' + s3's2s1o'$$

• n1 - when n1 output is 1

n1 = s3's2's1's0 + s3's2's1s0'lt + s3's2s1's0et' + s3's2s1s0'o'

$$n1 = s3's1's0(s2' + s2et') + s3's2's1s0'lt + s3's2s1s0'o'$$

$$n1 = s3's2's1's0 + s3's1's0et' + s3's2's1s0'lt + s3's2s1s0'o'$$

• n0 - when n0 output is 1

s3	s2	s1	s0	et	lt	go	0
0	0	0	0	Χ	Χ	1	Χ
0	0	1	0	Χ	0	Χ	Χ
0	0	1	0	Χ	1	Χ	Χ
0	1	0	0	Χ	Χ	Χ	Χ
0	1	1	0	Χ	Χ	Χ	0
0	1	1	1	Χ	Χ	Χ	Х

```
n0 = s3's2's1's0'go + s3's2's1s0'lt' + s3's2's1s0'lt + s3's2s1's0' + s3's2s1s0'o' + s3's2s1s0

n0 = s3's1's0'(s2'go + s2) + s3's2's1s0'(lt' + lt) + s3's2s1s0'o' + s3's2s1s0

n0 = s3's1's0'go + s3's2s1's0' + s3's2's1s0' + s3's2s1s0'o' + s3's2s1s0

n0 = s3's1's0'go + s3's2s1's0' + s3's1s0'(s2' + s2o') + s3's2s1s0

n0 = s3's1's0'go + s3's2s1's0' + s3's2's1s0' + s3's2s1s0

n0 = s3's1's0'go + s3's2s1's0' + s3's2's1s0' + s3's2s1s0
```

la - when la output is 1

s3	s2	s1	s0	et	lt	go	0	
0	0	0	1	Χ	Χ	Χ	Χ	
0	0	1	1	Χ	Χ	Χ	Χ	
0	1	1	1	Χ	Χ	Χ	Χ	
la =	s3's	s2's1	's0	+s3	's2'	's1s0) + s	3's2s1s0
la =	s3's	s2's0)(s1 ³	+s	1)+	s3's	s2s1	s0
la =	s3's	s2's0	+ s	3's2	s1s	0		
la =	s3's	s0(s2	2' +	s2s1)			
la =	s3's	s0(s2	2' +	s1)				

• sa - when sa output is 1

• lb - when lb output is 1

• sb - when sb output is 1

• lmult - when lmult output is 1

lmult = s3's2s1s0'o' + s3's2s1s0'o

lmult = s3's2s1s0'(o' + o)

lmult = s3's2s1s0'

• clr_mult - when clr_mult output is 1

• op - when any of the bits of op output are 1

0.bit

op 0.bit = s3's2's1s0 + s3's2s1s0'o' + s3's2s1s0'o

op 0.bit = s3's2's1s0 + s3's2s1s0'(o' + o)

op 0.bit = s3's2's1s0 + s3's2s1s0'

op 0.bit = s3's1(s2's0 + s2s0')

op 0.bit = s3's1(s2 XOR s0)

1.bit

op 1.bit = s3's2s1's0' + s3's2s1s0'o' + s3's2s1s0'o

op 1.bit = s3's2s1's0' + s3's2s1s0'(o' + o)

op 1.bit = s3's2s1's0' + s3's2s1s0'


op 1.bit = s3's2s0'(s1' + s1)

op 1.bit = s3's2s0'

• as - when as output is 1


as = s3's2s1s0

• oflw - when oflw output is 1



Button Press Synchronizer State Diagram


FSM inputs: bi; FSM outputs: bo



Button Press Synchronizer Truth Table and Boolean Expresions

Combinat	ional logic	
Inputs	Outputs	
s1 s0 bi	n1 n0 bo	
0 0 0	0 0 0	n1 = s1's0bi + s1s0'bi
0 0 1	0 1 0	n0 = s1's0'bi
0 1 0	0 0 1	bo = s1's0bi' + s1's0bi = s1's0(bi' + bi) = s1's0
0 1 1	1 0 1	00 31 3001 + 31 3001 31 30(01 + 01) 31 30
1 0 0	0 0 0	
1 0 1	1 0 0	
1 1 0	0 0 0	
1 1 1	0 0 0	

Overview



Optimization

In some parts, I did not take any parenthesis because the critical path will increase, so I reduced the critical paths. Apart from that, I created an overflow state to prevent the process from continuing when there was overflow and prevented the process from continuing unnecessarily. I added a button press synchronizer to the go button of the user and no matter how long the user held it, I made the control unit work once.