



BLM320

BİLGİSAYAR MİMARİSİ

Yrd. Doç. Dr. Salih GÖRGÜNOĞLU


sgorgunoglu@karabuk.edu.tr


KBUZEM

Karabük Üniversitesi Uzaktan Eğitim Uygulama ve AraştırmaMerkezi


3. Hafıza yapısı


S-R Flip-Flop







Memory cycle timing waveforms












- 1. Open-collector output
- 2. Totem-pole output
- 3. Three-state output




Wired AND of two open collector (oc) gates, Y=(AB+CD)'



Open-collector gates forming a common bus line



(a) Three-state buffer gate



(b) Three-state inverter gate