


Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30


Initialization:



Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

1st cycle before shift:




Most-significant half
of *Product* unchanged
because LSb of *Product*
is 0

$$\begin{array}{r} 0101 \\ \times 0110 \\ \hline 0000 \end{array}$$
$$\begin{array}{r} + \\ \hline 0000 \end{array}$$

Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

1st cycle after shift:




0 shifted into *Product*
from left (always)

$$\begin{array}{r} 0101 \\ \times 011 \\ \hline 0000 \end{array}$$
$$\begin{array}{r} + \\ \hline 00000 \end{array}$$

Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

2nd cycle before shift:




Most-significant half
of *Product* gets ALU value
because LSb of *Product*
is 1

$$\begin{array}{r} 0101 \\ \times 011 \\ \hline 0000 \\ 0101 \\ \hline + \\ \hline 01010 \end{array}$$

Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

2nd cycle after shift:




$$\begin{array}{r} 0101 \\ \times 01 \\ \hline 0000 \\ 0101 \\ \hline 001010 \end{array}$$

Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

3rd cycle before shift:




Most-significant half
of *Product* gets ALU value
because LSb of *Product*
is 1

```
      0 1 0 1
x   0 1
-----
    0 0 0 0
   0 1 0 1
  0 1 0 1
+ -----
 0 1 1 1 1 0
```

Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

3rd cycle after shift:




```
      0 1 0 1
x     0
-----
      0 0 0 0
      0 1 0 1
      0 1 0 1
+-----
0 0 1 1 1 1 0
```

Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

4th cycle before shift:



Most-significant half
of *Product* unchanged
because LSb of *Product*
is 0

The diagram shows the addition of two binary numbers:


$$\begin{array}{r} \text{x} \\ 0101 \\ + 0000 \\ \hline 0101 \end{array}$$

The result is 0101.

Four-bit multiplier producing 8-bit result – efficient (2nd implementation)

4-bit Multiplicand register, 4-bit ALU (adder), 8-bit Product Register, 5 times 6 = 30

4th cycle after shift:



```
      0 1 0 1
x
-----
      0 0 0 0
    0 1 0 1
  0 1 0 1
+ 0 0 0 0
-----
  0 0 0 1 1 1 1 0
```

Result in *Product* is 0001 1110
binary or 30 decimal – note that
MSb of *Product* will always be 0