Homework #3-2

Problem 1

5.10 In this exercise, we will look at the different ways capacity affects overall performance. In general, cache access time is proportional to capacity. Assume that main memory accesses take 70 ns and that 36% of all instructions access data memory. The following table shows data for L1 caches attached to each of two processors, P1 and P2.

	L1 Size	L1 Miss Rate	L1 Hit Time	LI Hit Rate
P1	2 KiB	8.0%	0.66 ns	100-8.0=92
12	4 KiB	6.0%	0.90 ns	100-6-0=94

5.10.1 Assuming that the L1 hit time determines the cycle times for P1 and P2, what are their respective clock rates?

Clock Rate of P1 =
$$\frac{1}{\text{L1 nīt fīme}} = \frac{1}{0.66} = 1.5151 \text{ GHz}$$

Clock Rate of P2 = $\frac{1}{\text{L1 nīt fīme}} = \frac{1}{0.90} = 1.11 \text{ GHz}$

5.10.2 What is the Average Memory Access Time for P1 and P2 (in cycles)?

* in cycle *

P1 :
$$\frac{9000}{0.6600} = 106.06$$
, | cycle + (0.08% × 106.06 cyle) = 9.56 cycles

P2 : $\frac{9000}{0.9000} = 90.08$, | cycle + (0.06% × $\frac{900}{0.9000}$) = 5.68 cycles

5.12 Multilevel caching is an important technique to overcome the limited amount of space that a first-level cache can provide while still maintaining its speed. Consider a processor with the following parameters:

	Speed	Access Time	Instruction	Mapped Speed	Cache, Direct- Mapped	Speed	Set Associative
15 24	GHz	100 ns	7%	12 cycles	3.5%	28 cycles	1.5%

First Level Cache miss rate is per instruction. Assume the total number of L1 cache misses (instruction and data combined) is equal to 7% of the number of instructions.

5.12.1 Calculate the CPI for the processor in the table using: 1) only a first-level cache, 2) a second-level direct-mapped cache, and 3) a second-level eight-way set associative cache. How do these numbers change if main memory access time doubles? (Give each change as both an absolute CPI and a percent change.) Notice the extent to which an L2 cache can hide the effects of a slow memory.

* Mīss penalty =
$$\frac{100 \text{ ns}}{(1/2 \text{ GHz})}$$
 = 200 cycles

(1) L1-cache = 1.5 + (0.07 × 200) = 15.5

(2) L2 direct-mapped (ache =
$$1.5 + (0.01 \times 200) = 15.5$$

= 2.83

5.12.2 It is possible to have an even greater cache hierarchy than two levels? Given the processor above with a second-level, direct-mapped cache, a designer wants to add a third-level cache that takes 50 cycles to access and will have a 13% miss rate. Would this provide better performance? In general, what are the advantages and disadvantages of adding a third-level cache?

$$Pi = 1.5 + 0.01 + (12 + 0.035 \times (50 + 0.13 \times 200 \text{ coule}))$$

= 2.47 CPI

Problem 3

5.17 There are several parameters that affect the overall size of the page table. Listed below are key page table parameters.

Virtual Address Size	Page Size	Page Table Entry Size
32 bits	8 KiB	4 bytes
232	713	72

5.17.1 Given the parameters shown above, calculate the maximum possible page table size for a system running five processes.

Page
$$512e = 2^3$$
, $2^{10} = 2^{13}$ bytes, offset = 13
Virtual address = page number + 600 offset $32 = 19$ page number + 13 , page number = 19
 $(2^{19} \times 2^2) \times 5$ (process) = $5 \times 2 \times 2^{20} = 10 \text{ MB}$

5.17.2 Given the parameters shown above, calculate the total page table size for a system running five applications that each utilize half of the virtual memory available, given a two-level page table approach with up to 256 entries at the 1st level. Assume each entry of the main page table is 6 bytes. Calculate the minimum and maximum amount of memory required for this page table.

$$\frac{2^{19}}{2^{16}} = 2^{11} = 2048 \text{ entries.}$$

$$2048 \text{ entries } \times 4 \text{ byte s each } = 8 \text{ KB each } (151)$$

$$16 \text{ MB} = 2^{24} \text{ address virtual memory}$$

$$2^{31} \text{ virtual memory}$$

$$5 \times \left(\frac{2^{31}}{2^{24}}\right) \times 8 \text{ KB} = 5 \text{ MB} \qquad \text{(2nd)}$$

2046 entries,
4KB each,
covering BMB : f
the virtual address space

Problem 4

5.21 One of the biggest impediments to widespread use of virtual machines is the performance overhead incurred by running a virtual machine. Listed below are various performance parameters and application behavior.

Base	Privileged O/S accesses per	Overhead to trap to	Overhead to trap	I/O access per 10,000	I/O access time (includes time
CPI	10,000 instructions	the guest O/S		instructions	to trap to guest O/S)
.5	120	15 cycles	175 cycles	30	1100 cycles

5.21.1 Calculate the CPI for the system listed above assuming that there are no accesses to I/O

Televalate the CPI for the system listed above assuming that there are no decessions
$$CPI = BaseCPI + \left(\frac{P\Pi v \Gamma legged 0/5 alloes}{10000}\right) \times (trup to 0/5 + trup to VMM)$$

$$= 1.5 + \left(\left(\frac{120}{10000}\right) \times (15+195)\right) = 3.98$$

5.21.2 I/O accesses often have a large effect on overall system performance.

(a) Calculate the CPI of a machine using the performance characteristics above, assuming a nonvirtualized system.

CPI (nonvirtulized) = Base CPI +
$$\left(\frac{\text{Privileyed Olsauces}}{10000}\right) \times \text{trup to O/S}\right)$$

+ $\left(\left(\frac{110 \text{ aucess}}{10000}\right) \times \text{I/O aucess time}\right)$
= 1.5 + $\left(\left(\frac{120}{10000}\right) \times \text{I/S}\right) + \left(\left(\frac{30}{10000}\right) \times \text{I/OO}\right)$
= 4.98

(b) Calculate the CPI again, this time using a virtualized system

Calculate the CFT again, this time using a virtualized system.

$$(PI(virtualized) = BaseCPI + \left(\frac{Privileged 015 access}{10000} \right) \times (true to 015 + true to vivin)$$

$$+ \left(\left(\frac{I10 access}{10000} \right) \times (I10 access time + true to vivin) \right)$$

$$= 1.5 + \left(\left(\frac{120}{10000} \right) \times (15 + 175) \right) + \left(\left(\frac{30}{10000} \right) \times (1100 + 175) \right)$$

$$= 7.605$$