Homework #3-1

Problem 1

Assume memory is byte addressable and words are 64 bits, unless specified otherwise.

The following reference from Wikipedia may be useful in answering this question:

Row-major order	1000	v-major order, . C (0-indexed		Column-major order, e.g., Fortran (1-indexed)				
A ₁₁ A ₁₂ A ₁₃	Address	Access	Value	Address	Access	Value		
a a a a	0	A[0][0]	a ₁₁	1	A(1,1)	a ₁₁		
Column-major order	1	A[0][1]	a ₁₂	2	A(2,1)	a ₂₁		
an an ana	2	A[0][2]	a ₁₃	3	A(1,2)	a_{12}		
a21/a22/a23	3	A[1][0]	a ₂₁	4	A(2,2)	a_{22}		
as as as	4	A[1][1]	a22	5	A(1,3)	a_{13}		
Bustration of row- and 63 column-major order	5	A[1][2]	a ₂₃	6	A(2,3)	a ₂₃		
				Matlab is a ordered.	lso column	-major		

5.1 In this exercise we look at memory locality properties of matrix computation. The following code is written in C, where elements within the same row are stored contiguously. Assume each word is a 64-bit integer.

- 5.1.1 How many 64-bit integers can be stored in a 16-byte cache block? 2.

5.1.3 Which variable references exhibit spatial locality?

5.1.2 Which variable references exhibit temporal locality? p/ Tand J are constantly accessed. Because of

These variables are likely to stay in cache and hence exhibit temporal locality

B [I] [Col] exhibit temporal locality since As I is incremented, nearly values of away are accessed.

These variables are likely to stay in cache and hence exhibit temporal locality since It is accessed over and over in a vow. These variables are likely to stay in cache

Locality is affected by both the reference order and data layout. The same computation can also be written below in Matlab, which differs from C in that it stores matrix elements within the same column contiguously in memory.

```
for I=1:8
 for J=1:8000
  A(I,J) = B(I,0) + A(J,I);
```

- 5.1.4 Which variable references exhibit temporal locality? BEIJEOJ, I, J temporal locality?
- 5.1.5 Which variable references exhibit spatial locality? A(5.7), B(7)[0]
- 5.1.6 How many 16-byte cache blocks are needed to store all 64-bit matrix elements being referenced using Matlab's matrix storage?



A [1.7] for values of Tranging between o and name and Values of I ranging between O and 7. There are 8000 × 8 = 64000

64000 x 2 - 128000

! There is a rectangle of 8x8 = 64 element that is common between both groups of elements and should be subtracted.

Total number of elements of elements and should be 128000 - 64 = 127944 127936 + 8 = 127944 Since each coache like can store a elements, we would need 127944/4 = 31986 (who tires to store the entire matrix.

Problem 2

5.5 For a direct-mapped cache design with a 64-bit address, the following bits of the address are to how many blocks are present in activectly married cache used to access the cache.

The state of the s	Tag	Index	Offset
	63–10	9-5	4-0

5.5.1 What is the cache block size (in words)? 0-4 offset, 25=32, & Each cache block has four 8-byte

5.5.2 How many blocks does the cache have? 9-5 Index. $2^9=32$

data storage bits? 54 bits for each block tay field With 3D blocks, 54 x 32/8 = 216 bytes for tag field.

Total bits for the cache = 210 + 216 = 1240 Bytes.

Beginning from power on, the following byte-addressed cache references are recorded.

beginning in	100				Son	ne Tind	ex			500	me Ins	ex a	54th	Rome
Mandatory Miss first time is	Stelena		ress	-	tHexe	nt to	806	0×04		1	Same	inde	r diff	prent tay as Oxili
Index and tag are some as 0x00	Hex	00	04	10	84	E8	A0	400	1E	8C	CIC	B4	884	
	Dec	0	4	16	132	232	160	1024	30	140	3100	180	2180	so the frame needs
Index and too are Some as 0x04		M	H	H	M	M	M	M	M	H	M	+1	M	* replacement
5.5.4 For each	n refere	-	list:			Miles 5		Sav diff to	me the		00	SON	ne Tinda	ex as 6x A0

Its tag and offset;

2. Whether it is a hit or a miss;

3. Which bytes were replaced (if any).

5.5.5 What is the hit ratio? $\frac{4}{12} = 0.33 \times 100 = 33\%$

	333
0000 0000 0000 0000	1
	1
1111 0000 0000 0000 0000	1
	1
1111 0000 0000 1010 0000	4
1011 0000 0100 0000 0000	-
111 0000 0000 0001 1110	
1111 0000 0000 1000 1100	
1 1100	
i DIAR	
1111 0000 1000 1000 0100	
	111 0000 0000 1010 0000 1100 1100 1110 0000 1100 0000 1110 0000 1100 0000 0000 0000 0000 0000 0000 0000 0000

Problem 3

5.6 Recall that we have two write policies and two write allocation policies, and their combinations can be implemented either in L1 or L2 cache. Assume the following choices for L1 and L2 caches:

L1	1.2
Write through, non-write allocate	Write back, write allocate

- 5.6.1 Buffers are employed between different levels of memory hierarchy to reduce access latency. For this given configuration, list the possible buffers needed between L1 and L2 caches, as well as L2 cache and memory. $\Box = \Rightarrow \forall \forall e^{ij} \in \mathbb{R}$
- 5.6.2 Describe the procedure of handling an L1 write-miss, considering the components involved and the possibility of replacing a dirty block.
- 5.6.3 For a multilevel exclusive cache configuration (a block can only reside in one of the L1 and L2 caches), describe the procedures of handling an L1 write-miss and an L1 read-miss, considering the components involved and the possibility of replacing a dirty block.
- 5.6.1. Between L1 and L2 caches, one write buffer is required. When the miss occurs, we directly update the portion of the block into the buffer, which will be writing to be written into L2 cache, while the process doesn't need to stall if the buffer is not full.

 Between L2 cache and the memory, we require write and stone buffers.

Between L2 cuche and the memory, we recurre write and store burners. When we have a cache miss, we must first write the block bouch to memory If the data in the cache is madified. In this situation, a write buffer is required to hold that data, such that the processor can continue the execution while that data is writing to be written to the memory. In the meanwhile, a store buffer is used, such that the processor places the new data in the store buffer. Then we when a cache hit occurs, this new data is written from the store buffer into the cache.

Ti.b.2. First we check whether the block is dirty. If it is, then we write the dirty block to memory. Next, we retrieve the target block from memory (overwritting the block that is in our may), finally we write to our L2 block.