

### CS151B/EE116C – Solutions to Homework #3

Given a gate with an output signal O and k input signals I0, I1, I2, ..., Ik:

$$\text{DELAY}(O) = \text{MAX}(\text{DELAY}(I_0), \text{DELAY}(I_1), \dots, \text{DELAY}(I_k)) + \text{DELAY}(\text{k-input gate}).$$

The sum of a 1-bit full adder is implemented as two 2-input XOR gates:

$$S_n = (A_n \text{ xor } B_n) \text{ xor } C_n$$

1.  $G_0 = A_0 * B_0 = 2T$  (the delay of a 2-input AND gate) +  $\max(0T, 0T) = 2T$

2.  $P_0 = A_0 \text{ xor } B_0 = 2T + \max(0T, 0T) = 2T$

→ All  $G_i$  and  $P_i$  are  $2T$

3.  $G_\alpha = G_0 * P_1 * P_2 * P_3 + G_1 * P_2 * P_3 + G_2 * P_3 + G_3$

$$= 5T \text{ (the delay of 4input-OR gate)} + \max(5T+2T, 3T+2T, 2T+2T, 2T) = 5T + 7T = 12T$$

4.  $P_\alpha = P_0 * P_1 * P_2 * P_3 = 5T + \max(2T, 2T, 2T, 2T) = 7T$

→ All  $G_i$  and  $P_i$  of the 4-bit CLAs in the 16-bit HCLA are  $12T$  and  $7T$  respectively.

5.  $C_{12} = G_\gamma + G_\beta * P_\gamma + G_\alpha * P_\beta * P_\gamma + C_0 * P_\alpha * P_\beta * P_\gamma$

$$= 5T \text{ (4 input-OR gate)} + \max(12T, 2T+\max(12T, 7T), 3T+\max(12T, 7T, 7T), 5T+\max(0T, 7T, 7T, 7T))$$

$$= 5T + 15T = 20T$$

6.  $C_{15} = G_{14} + G_{13} * P_{14} + G_{12} * P_{13} * P_{14} + C_{12} * P_{12} * P_{13} * P_{14}$  since  $C_{12}$  is the  $C_{in}(C_0)$  of this CLA.

$$= 5T \text{ (4 input-OR)} + \max(2T, 2T+2T, 3T+2T, 5T+20T) = 5T + 25T = 30T$$

7.  $C_{16} = G_\delta + G_\gamma * P_\delta + G_\beta * P_\delta * P_\gamma + G_\alpha * P_\delta * P_\beta * P_\gamma + C_0 * P_\delta * P_\beta * P_\gamma * P_\alpha$

$$= 7T + \max(12T, 2T+\max(12T, 7T), 3T+\max(12T, 7T, 7T), 5T+\max(12T, 7T, 7T, 7T), 7T + \max(0T, 7T, 7T, 7T, 7T))$$

$$= 7T + \max(12T, 14T, 15T, 17T, 14T) = 7T + 17T = 24T$$

8.  $S_{15} = (A_{15} \text{ xor } B_{15}) \text{ xor } C_{15} = 2T + \max(0T, 0T, 30T) = 32T$

9.  $C_{20} = G_{19} + G_{18} * P_{19} + G_{17} * P_{18} * P_{19} + G_{16} * P_{17} * P_{18} * P_{19} + C_{16} * P_{16} * P_{17} * P_{18} * P_{19}$ ,  $C_{16}$ 's delay is  $0T$  in the CSA

$$= 7T + \max(2T, 2T+2T, 3T+2T, 5T+2T, 7T+2T) = 7T+9T = 16T$$

10. To calculate the delay of  $S_{19}$ , the delay of  $C_{19}$  is required.

$$C_{19} = G_{18} + G_{17} * P_{18} + G_{16} * P_{17} * P_{18} + C_{16} * P_{16} * P_{17} * P_{18}, C_{16}'s \text{ delay is } 0T \text{ in the CSA} = 5T + \max(2T, 2T+2T, 3T+2T, 5T+2T) = 5T+7T = 12T$$

$$S19 = (A19 \text{ xor } B19) \text{ xor } C19 = 2T + \max(0T, 0T, 12T) = 14T$$

$$\begin{aligned} \mathbf{11.} \quad C24 &= G23 + G22*P23 + G21*P22*P23 + G20*P21*P22*P23 + C20*P20*P21*P22*P23 \\ &= 7T + \max(2T, 2T+2T, 3T+2T, 5T+2T, 7T+16T) = 7T+23T = 30T \end{aligned}$$

**12.** To calculate the delay of C31, the delay of C28 is required.

$$\begin{aligned} C28 &= G27 + G26*P27 + G25*P26*P27 + G24*P25*P26*P27 + C24*P24*P25*P26*P27 \\ &= 7T + \max(2T, 2T+2T, 3T+2T, 5T+2T, 7T+30T) = 7T+37T = 44T \end{aligned}$$

$$\begin{aligned} C31 &= G30 + G29*P30 + G28*P29*P30 + C28*P28*P29*P30 \\ &= 5T + \max(2T, 2T+2T, 3T+2T, 5T+44T) = 5T+49T = 54T \end{aligned}$$

**13.** C32(after MUX) = 4T (the delay of MUX) + max (C32(before MUX) inputs, selection bit(C16) )

$$\begin{aligned} C32(\text{before MUX}) &= G31 + G30*P31 + G29*P30*P31 + G28*P29*P30*P31 + \\ &C28*P28*P29*P30*P31 \\ &= 7T + \max(2T, 2T+2T, 3T+2T, 5T+2T, 7T+44T) = 7T+51T = 58T \end{aligned}$$

C16 is 24T from the solution 7.

$$C32(\text{after MUX}) = 4T + \max(58T, 58T, 24T) = 62T$$

**14.** S31(after MUX) = 4T (the delay of MUX) + max(S31(before MUX) inputs, C16)

$$S31(\text{before MUX}) = (A31 \text{ xor } B31) \text{ xor } C31 = 2T + \max(0T, 0T, 54T) = 56T$$

$$S31(\text{after MUX}) = 4T + \max(56T, 56T, 24T) = 60T$$

Maximal Delay is maximum latency of the various output signals:

- S0-S15 from the 16-bit HCLA, with the maximum latency provided by S15 at 32T
- S16-S31 from the output MUX of the 16-bit CSA, with the maximum latency provided by S31 at 60T
- C31 from the output MUX of the 16-bit CSA at 62T

**Maximal Delay: 62T**