RISC-V Pipelined Architecture II

Muhammad Tahir

Lecture 10-11

Electrical Engineering Department University of Engineering and Technology Lahore



Contents

- Structural Hazards
- 2 Data Hazards
- Resolving Data Hazards
 Pipeline Forwarding
- 4 Performance Evaluation

- Major drawback of pipelining: Hazards
- Hazards are a consequence of instruction dependence

Pipeline Limitations

- Major drawback of pipelining: Hazards
- Hazards are a consequence of instruction dependence
- Broadly there are three types of hazards
 - Structural hazards
 - Data hazards
 - Control hazards

• A Structural Hazard arises when two instructions (in the pipeline) vie for the same (hardware) resource

Structural Hazards


- A Structural Hazard arises when two instructions (in the pipeline) vie for the same (hardware) resource
- Consider the pipelined execution of the following program (assuming single memory for instructions and data)

Structural Hazards


- A Structural Hazard arises when two instructions (in the pipeline) vie for the same (hardware) resource
- Consider the pipelined execution of the following program (assuming single memory for instructions and data)

Example program.								
lw sw or add lw	x1, x3, x5, x8, x1,	8(x2) 24(x4) x6, x6, 4(x2)	×7 ×7					


Instruction Execution



Structural Hazards 0000000




Instruction Execution: Cont'd




Structural Hazards 00000000


Instruction Execution: Cont'd




Instruction Execution: Cont'd



Structural Hazard in Our RV32I Design?



No Structural Hazard in Our RV32I Design



Data Hazards

- Data Hazard is a consequence of operand(s) dependence
- Applicable to those instructions which are simultaneously present in the pipeline
- Data hazards can be resolved by waiting

Data Hazards Cont'd

- Data hazards can be of three different types
 - Read After Write (RAW) hazard, true data dependence

$$x3 \leftarrow x1 \text{ op } x2$$

$$x5 \leftarrow x3 \text{ op } x4$$

 Write After Read (WAR) hazard, anti-dependence (a type of name dependence)

$$x1 \leftarrow \textbf{x3} \ \text{op} \ x2$$

$$x3 \leftarrow x4$$
 op $x5$

 Write After Write (WAW) hazard, output-dependence (a type of name dependence)

$$x3 \leftarrow x1 \text{ op } x2$$

$$x3 \leftarrow x6 \text{ op } x7$$


RAW Data Hazards

- True Data Dependence (RAW Hazard): An instruction *j* is said to be data dependent on instruction *i* if
 - Instruction j uses a result that is produced by instruction i, or
 - Instruction j is data dependent on instruction k, and instruction k is data dependent on instruction i

RAW Hazard add x3, x2, x1 addi x4 x3, 5

RAW Data Hazards

- True Data Dependence (RAW Hazard): An instruction *j* is said to be data dependent on instruction *i* if
 - Instruction j uses a result that is produced by instruction i, or
 - Instruction j is data dependent on instruction k, and instruction k is data dependent on instruction i



Resolving RAW Data Hazards

- Solution 1: A simple approach is to freeze the earlier pipeline stages while waiting for the result to be available (Interlock or Stall).
- Solution 2: Route data, as soon as it is available, to the earlier pipeline stage (Bypassing or Forwarding).

RAW Data Hazard Illustration

• Example program for data hazards


Example program.								
add	x3,	×2,	×1					
addi	x4,	x3,	5					
sub	x7,	×6,	x8					
and	x9,	×6,	x8					
lw	×10,	4(x12)						
add	×11,	x8,	x2					

Instructions Execution


Fetch




Instructions Execution Cont'd





Instructions Execution Cont'd





Instructions Execution Cont'd

















	t_1	t_2	<i>t</i> ₃	t ₄	t_5	t_6	t ₇	t ₈	t_9
I_1	IF_1	ID_1	EX_1	MA_1	$WB_1 \setminus$				
I_2		IF_2	ID_2	ID_2	$WB_1 \setminus ID_2$	$ ightharpoonup$ ID $_2$	EX_2	MA_2	WB_2
I_3					IF ₃				

Stalling Drawback

- Using Stalling to resolve RAW data hazard
 - The strategy of inserting NOP's is not a good idea
 - Introduces delays in executing a particular set of instructions

Stalling Drawback


- Using Stalling to resolve RAW data hazard
 - The strategy of inserting NOP's is not a good idea
 - Introduces delays in executing a particular set of instructions
- Pipelining was introduced to improve performance

$$\frac{\textit{Time}}{\textit{Program}} = \frac{\textit{Instructions}}{\textit{Program}} \times \frac{\textit{Cycles}}{\textit{Instruction}} \times \frac{\textit{Time}}{\textit{Cycle}}$$


- But with stalling, CPI (cycles per instruction) will go up
- Need an alternative method to overcome stalling limitation

- Forwarding to resolve RAW data hazard
 - An alternative method with additional hardware for data forwarding
 - Route data to the input of pipeline execution stage (for subsequent instruction(s)) as soon as it becomes available
 - Requires additional signal path and multiplexer
 - Does not work for all scenarios

Resolving RAW Data Hazard: Forwarding




Resolving RAW Data Hazard: Forwarding



Resolving RAW Data Hazard: Forwarding

Resolving Data Hazards 00000000000000



Load-Use RAW Data Hazard

Resolving Data Hazards

Forwarding performance for Load-Use hazard

Load-Use Hazard with Forwarding


x3, 4(x12)lw addi x4, x3, x7. x6. x8 sub

Stall cycles = 1


lw	x3,	4(x12)	
sub	×7,	х6,	x8
addi	x4,	x3,	5

Stall cycles
$$= 0$$

Resolving Load-Use Hazard: Forwarding




Resolving Load-Use Hazard: Forwarding



RAW Data Hazard: Forwarding Performance


Resolving Data Hazards

Pipeline with single execution stage




- Pipeline with n execution stages
 - No. of stall cycles $\geq n-1$


Datapath without Forwarding



Datapath with Forwarding




Datapath with Forwarding Cont'd



Updated Datapath with Forwarding

Resolving Data Hazards



- Assume Current instruction is in the D/E pipeline register
- Then **Previous** instruction is in the E/M pipeline register and **Second-previous** instruction is in the M/W pipeline register

RAW Hazard Detection Unit

- Assume Current instruction is in the D/E pipeline register
- Then Previous instruction is in the E/M pipeline register and **Second-previous** instruction is in the M/W pipeline register
- Detecting RAW hazards between Current and Previous instructions (E/M.IR.Rd == D/E.IR.Rs1) OR (E/M.IR.Rd == D/E.IR.Rs2)
- Detecting RAW hazards between Current and **Second-previous** instructions (M/W.IR.Rd == D/E.IR.Rs1) OR (M/W.IR.Rd == D/E.IR.Rs2)

RAW Hazard Detection Unit Cont'd

Resolving Data Hazards

 Forwarding for RAW hazards between Current and Previous instructions

```
if ( (E/M.CR.WB_REG == WB_ALU) && (E/M.IR.Rd \neq 0) &&
   (E/M.IR.Rd == D/E.IR.Rs1)
then Forward to A input of ALU
```

- Interlocking or Stalling: Freeze earlier pipeline stages till the data becomes available
- Bypassing or Forwarding: Route the data to the earlier pipeline stage(s) as soon as it has become available
- Out of Order Execution: Dynamic instruction scheduling to avoid data hazards (to be discussed later)

Resolving RAW DATA Hazards: Software Solution

Example program

```
x = a + b;
y = b + c;
```

Code Scheduling to resolve RAW Hazard

```
lw x3, 0(x10)

lw x4, 4(x10)

add x5 x3, x4

sw x5, 12(x10)

lw x6, 8(x10)

add x7 x3, x6

sw x7, 16(x10)
```

Resolving RAW DATA Hazards: Software Solution

Example program

```
x = a + b;
y = b + c;
```

Code Scheduling to resolve RAW Hazard

0(x10)lw x3, 4(x10) lw x4, add x5 x3, x4 $\times 5$, $12(\times 10)$ SW 8(x10)lw x6, add x7 x3, x6 16(x10) x7. SW

lw x3, 0(x10) lw x4, 4(x10) lw x6, 8(x10) add x5 x3, x4 sw x5, 12(x10) add x7 x3, x6 sw x7, 16(x10)

Pipeline Performance

• Let *n* instructions (excluding branch or jump) are executed using k stage pipeline

clock cycles required =
$$k + (n - 1)$$

CPI for pipelined implementation

$$\begin{aligned} \text{CPI}_{\textit{piplined}} &= \frac{k + (n-1)}{n} \\ \text{CPI}_{\textit{piplined}} &\approx \lim_{n \to \infty} \frac{k + (n-1)}{n} \\ &\approx \lim_{n \to \infty} 1 + \frac{(k-1)}{n} \\ &\approx 1. \end{aligned}$$

Pipeline Performance Cont'd

Recall

Execution Time =
$$N \times CPI \times \frac{time}{cycle}$$

 For datapath implementation having 5 phases (fetch, decode, execute, memory, write-back)

Implementation	No. of Inst.	CPI	<u>time</u> cycle
Single Cycle	N	1	Large ($\approx 5x$)
Multicycle	N	> 1 (≈ 4)	Small $(\approx 1x)$
Pipelined	N	≈ 1	Small ($\approx 1x$)

Pipeline Performance Cont'd

Speedup due to pipelining

$$\begin{split} \text{Speedup} &= \frac{CPI_{unpipelined}}{CPI_{pipelined}} \times \frac{\text{Cycle time}_{unpipelined}}{\text{Cycle time}_{pipelined}} \\ \text{Speedup} &\approx \frac{1}{1 + \text{stall cycles per instruction}} \times \text{Pipeline depth} \end{split}$$

where

Pipeline depth
$$\approx \frac{\text{Cycle time}_{unpipelined}}{\text{Cycle time}_{pipelined}}$$

• Read relevant sections of Chapter 4 of [Patterson and Hennessy, 2021].

Acknowledgment

 Preparation of this material was partly supported by Lampro Mellon Pakistan.

References



Patterson, D. and Hennessy, J. (2021).

Computer Organization and Design RISC-V Edition: The Hardware Software Interface, 2nd Edition.

Morgan Kaufmann.