RISC-V Instruction Set Summary

0:9	op R-Type	op I-Type	ob S-Type	op B-Type	ob U-Type	ob J-Type	op R4-Type
11:7	p.	Þ	rs2 rs1 funct3 imm _{4:0}	rs1 funct3 imm _{4:1,11}	rd	rd	ţ p
24:20 19:15 14:12	rs2 rs1 funct3	rs1 funct3	funct3	funct3			funct3
19:15	rs1	rs1	rs1	rs1			fs1
24:20	rs2		rs2	rs2		:12	fs2
31:25	funct7	1:0	1:5	2,10:5	1:12	imm _{20,10:1,11,19:12}	fs3 funct2 fs2 fs1 funct3
31	fun	imm _{11:0}	imm _{11:5}	imm _{12,10:5}	imm _{31:12}	imm ₂	fs3

signed immediate in imm _{11:0} 5-bit unsigned immediate in imm _{4:0}	20 upper bits of a 32-bit immediate, in imm _{31:12}	memory address: rs1 + SignExt(imm _{11:0})	• [Address]: data at memory location Address	branch target address: PC + SignExt((imm _{12:1} , 1'b0))	jump target address: PC + SignExt({imm _{20:1} , 1'b0})	text indicating instruction address	value sign-extended to 32 bits	value zero-extended to 32 bits	control and status register
• imm: • uimm:	• upimm:	• Address:	• [Address]:	• BTA:	• JTA:	• label:	• SignExt:	• ZeroExt:	• CSr:

Figure B.1 RISC-V 32-bit instruction formats

Table B.1 RV32I: RISC-V integer instructions

	C	۲	F					
	caouni	runct/	Type		uoma	,	Description	eran
0000011 (3)	000	I	ц	Q_	rd,	imm(rsl)	load byte	$rd = SignExt(LAddress_{7:0})$
0000011 (3)	001	I	I	1 h	rd,	imm(rs1)	load half	$rd = SignExt([Address]_{15:0})$
0000011 (3)	010	I	L	_ν_	rd,	imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	ı	I	1bu	rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	ı	I	Jhu	rd,	imm(rs1)	load half unsigned	<pre>rd = ZeroExt([Address]_{15:0})</pre>
0010011 (19)	000	ı	L	addi	rd,	rsl, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	*0000000	I	5111	rd,	rsl, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	ı	I	slti	rd,	rsl, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	ı	L	sltiu	rd,	rsl, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	ı	I	xori	rd,	rsl, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	*0000000	I	srli	rd,	rsl, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000^*	l I	srai	rd,	rsl, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	ı	L	ori	rd,	rsl, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	ı	ĭ	andi	rd,	rsl, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)		ı	n	auipc	rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	I	S	qs	rs2,	imm(rs1)	store byte	[Address] _{7:0} = rs2 _{7:0}
0100011 (35)	001	ı	S	sh	rs2,	imm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	ı	S	MS	rs2,	imm(rs1)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	~	add	rd,	rsl, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	2	qns	rd,	rsl, rs2	qns	rd = rs1 - rs2
0110011 (51)	001	00000000	Z Z	s 1 1	rd,	rsl, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	00000000	2	slt	rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	2	sltu	rd,	rsl, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	00000000	2	xor	rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	Srl	rd,	rsl, rs2	shift right logical	rd = rs1 >> rs2 _{4:0}
0110011 (51)	101	0100000	R	sra	rd,	rs1, rs2	shift right arithmetic	$rd = rs1 >>> rs2_{4:0}$
0110011 (51)	110	0000000	Z Z	or	rd,	rs1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and	rd,	rsl, rs2	and	rd = rs1 & rs2
0110111 (55)	ı	ı	U	lui	rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	I	В	ped	rsl,	rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	ı	В	pne	rs1,	rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	1	В	blt	rs1,	rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В	pae	rsl,	rs2, label	branch if≥	if (rs1 ≥ rs2) PC = BTA
	110	1	В	bltu	rsl,	rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
	111	I	В	paen	rsl,	rs2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	I	I	jalr	rd,	rsl, imm	jump and link register	PC = rs1 + SignExt(imm), $rd = PC + 4$
1101111 (111)	1	1	J	jal	rd,	label	jump and link	PC = JTA, $rd = PC + 4$
*Facoded in inetr	440	or corres hite	of the i	mmodiate fold	6014			

^{*}Encoded in instr $_{31:25}$, the upper seven bits of the immediate field