RISC-V Instruction Set Summary

	R-Type	I-Type	S-Type	B-Type	U-Type	J-Type	R4-Type
0:9	do	do	do	do	do	do	do
11:7	Б	5	rs1 funct3 imm _{4:0}	rs1 funct3 imm _{4:1,11}	rd	rd	fd
24:20 19:15 14:12	rs2 rs1 funct3	rs1 funct3	funct3	funct3			funct3
19:15	rs1	rs1	rs1	rs1			fs1
24:20	rs2		rs2	rs2		:12	fs2
31:25	funct7	0:1	1:5	2,10:5	1:12	imm _{20,10:1,11,19:12}	fs3 funct2 fs2 fs1 funct3
31	fun	imm _{11:0}	imm _{11:5}	imm _{12,10:5}	imm _{31:12}	imm ₂	fs3

signed immediate in imm	5-bit unsigned immediate in imm _{4:0}	20 upper bits of a 32-bit immediate, in imm _{31:12}	memory address: rs1 + SignExt(imm _{11:0})	• [Address]: data at memory location Address	branch target address: PC + SignExt({imm _{12:1} , 1'b0})	jump target address: PC + SignExt({imm _{20:1} , 1'b0}))	text indicating instruction address	value sign-extended to 32 bits	value zero-extended to 32 bits	control and status register
• imm:	• uimm:	• upimm:	• Address:	• [Address]:	• BTA:	• JTA:	• label:	• SignExt:	• ZeroExt:	• CSF:

Table B.1 RV32I: RISC-V integer instructions

Figure B.1 RISC-V 32-bit instruction formats

00	funct3	funct7	Tyne	Instruction	ntion		Description	Operation
0000011 (3)	000	ı	I		rd,	imm(rs1)	load byte	rd = SignExt([Address] _{7:0})
	001	ı	I	l H	rd,	imm(rs1)	load half	$rd = SignExt([Address]_{15:0})$
0000011 (3)	010	ı	I	٦M	rd,	imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	I	I	1bu	rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	ı	П	1 hu	rd,	imm(rs1)	load half unsigned	$rd = ZeroExt([Address]_{15:0})$
0010011 (19)	000	I	П	addi	rd,	rsl, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	00000000		5111	rd,	rsl, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	I	П	slti	rd,	rsl, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	ı	l-	sltiu	rd,	rsl, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	I	I	xori	rd,	rsl, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	00000000	Ι	srli	rd,	rsl, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000	ш	srai	rd,	rsl, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	ı	L	ori	rd,	rsl, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	ı	I	andi	rd,	rsl, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	ı	ı	n	auipc	rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	I	S	sb	rs2,	imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	-	S	sh	rs2,	imm(rs1)	store half	[Address] $_{15:0} = rs2_{15:0}$
0100011 (35)	010	ı	S	SW	rs2,	imm(rs1)	store word	$[Address]_{31:0} = rs2$
0110011 (51)	000	00000000	R	add	rd,	rsl, rs2	add	rd = rsl + rs2
0110011 (51)	000	0100000	R	qns	rd,	rsl, rs2	qns	rd = rs1 - rs2
0110011 (51)	001	00000000	R	S]]	rd,		shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	sit	rd,	rsl, rs2	set less than	rd = (rs1 < rs2)
(51)	0111	00000000	R	sltu	rd,	rsl, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	00000000	R	xor	rd,	rsl, rs2	XOT	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl	rd,	rsl, rs2	shift right logical	$rd = rs1 >> rs2_{4:0}$
0110011 (51)	101	0100000	R	sra	rd,	rsl, rs2	shift right arithmetic	$rd = rs1 >>> rs2_{4:0}$
0110011 (51)	110	0000000	K	01	rd,	rsl, rs2	Or	rd = rs1 rs2
0110011 (51)	1111	00000000	R	and	rd,	rsl, rs2	and	rd = rs1 & rs2
0110111 (55)	ı	I	U	lui	rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	I	В	ped	rsl,	rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	ı	В	pne	rs1,	rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	ı	В	blt	rs1,	rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В	bge	rsl,	rs2, label	branch if ≥	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	I	В	bltu	rs1,	rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	ı	В	paen	rs1,	rs2, label	branch if ≥ unsigned	(rs1 ≥ rs2) PC = BTA
1100111 (103) 000	000	I	ı	jalr	rd,	rsl, imm	jump and link register	= rs1 + SignExt(imm), rd =
1101111 (111)	1	1		jal	rd,	label	jump and link	PC = JTA, $rd = PC + 4$

Encoded in instr_{31.25}, the upper seven bits of the immediate field