



**Bahria University**  
Discovering Knowledge

# **Computer Architecture and Logic Design (CALD)**

## **Lecture 12**

**Dr. Sorath Hansrajani**

Assistant Professor

Department of Software Engineering

Bahria University Karachi Campus

Email: [sorathhansrajani.bukc@bahria.edu.pk](mailto:sorathhansrajani.bukc@bahria.edu.pk)

# Combinational Logic


*These slides were assembled by Mustafa Kemal Uyguroğlu, with grateful acknowledgement of the many others who made their course materials freely available online. Feel free to reuse or adapt these slides for your own academic purposes, provided that you include proper attribution.*



# Combinational Circuits

- Output is function of input only

i.e. no feedback




When **input** changes, **output** may change (after a delay)

# + - Combinational Circuits

## ■ Analysis

- Given a circuit, find out its *function*
- Function may be expressed as:
  - Boolean function
  - Truth table




## ■ Design

- Given a desired function, determine its *circuit*
- Function may be expressed as:
  - Boolean function
  - Truth table



# $\pm$ Analysis Procedure


## ■ Boolean Expression Approach



$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$
$$F_2 = AB + AC + BC$$

# + - Analysis Procedure


## ■ Truth Table Approach



$A$	$B$	$C$	$F_1$	$F_2$
0	0	0	0	0


## Analysis Procedure

## ■ Truth Table Approach

[illegible]

## Analysis Procedure

## ■ Truth Table Approach




$A$	$B$	$C$	$F_1$	$F_2$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0



# + - Analysis Procedure


## ■ Truth Table Approach



$A$	$B$	$C$	$F_1$	$F_2$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1

# + - Analysis Procedure


## ■ Truth Table Approach



$A$	$B$	$C$	$F_1$	$F_2$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0




## ■ Truth Table Approach



$A$	$B$	$C$	$F_1$	$F_2$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1

# + - Analysis Procedure


## ■ Truth Table Approach



$A$	$B$	$C$	$F_1$	$F_2$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1

# + - Analysis Procedure

## ■ Truth Table Approach



$A$	$B$	$C$	$F_1$	$F_2$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

	$B$			
	0	1	0	1
$A$	1	0	1	0
	$C$			

	$B$			
	0	0	1	0
$A$	0	1	1	1
	$C$			

Handwritten annotations:  $A \setminus BC$  (vertical line),  $BC$  (horizontal line),  $B \setminus C$  (vertical line),  $C \setminus B$  (horizontal line),  $B \setminus A$  (vertical line),  $A \setminus B$  (horizontal line).

$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$

$$F_2 = AB + AC + BC$$




# Design Procedure

## ■ Given a problem statement:

- Determine the number of *inputs* and *outputs*
- Derive the truth table
- Simplify the Boolean expression for each output
- Produce the required circuit

## Example:

Design a circuit to convert a “BCD” code to “Excess 3” code







# Design Procedure

## BCD-to-Excess 3 Converter


<i>A B C D</i>	<i>w x y z</i>
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x
1 0 1 1	x x x x
1 1 0 0	x x x x
1 1 0 1	x x x x
1 1 1 0	x x x x
1 1 1 1	x x x x




$$w = A + BC + BD$$



$$x = B'C + B'D + BC'D'$$



$$y = C'D' + CD$$




$$z = D'$$



# Design Procedure

## BCD-to-Excess 3 Converter

<i>A B C D</i>	<i>w x y z</i>
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x
1 0 1 1	x x x x
1 1 0 0	x x x x
1 1 0 1	x x x x
1 1 1 0	x x x x
1 1 1 1	x x x x



$$w = A + B(C+D)$$

$$y = (C+D)' + CD$$




$$x = B'(C+D) + B(C+D)'$$

$$z = D'$$



# ± Seven-Segment Decoder

<i>w x y z</i>	<i>a b c d e f g</i>
0 0 0 0	1 1 1 1 1 1 0
0 0 0 1	0 1 1 0 0 0 0
0 0 1 0	1 1 0 1 1 0 1
0 0 1 1	1 1 1 1 0 0 1
0 1 0 0	0 1 1 0 0 1 1
0 1 0 1	1 0 1 1 0 1 1
0 1 1 0	1 0 1 1 1 1 1
0 1 1 1	1 1 1 0 0 0 0
1 0 0 0	1 1 1 1 1 1 1
1 0 0 1	1 1 1 1 0 1 1
1 0 1 0	x x x x x x x
1 0 1 1	x x x x x x x
1 1 0 0	x x x x x x x
1 1 0 1	x x x x x x x
1 1 1 0	x x x x x x x
1 1 1 1	x x x x x x x



$$a = w + y + xz + x'z'$$

$$b = \dots$$

$$c = \dots$$

$$d = \dots$$

+  
-

# Binary Adder


## ■ Half Adder

- Adds 1-bit plus 1-bit
- Produces Sum and Carry

$x$	$y$	$C$	$S$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



$$\begin{array}{r} x \\ + y \\ \hline C \quad S \end{array}$$



+  
-

# Binary Adder

## ■ Full Adder

- Adds 1-bit plus 1-bit plus 1-bit
- Produces Sum and Carry



$x$	$y$	$z$	$C$	$S$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

			$y$
	0	1	0
$x$	1	0	1
			$z$

$$S = xy'z' + x'y'z + x'yz + xyz = x \oplus y \oplus z$$

			$y$
	0	0	1
$x$	0	1	1
			$z$

$$C = xy + xz + yz$$

$$\begin{array}{r} x \\ + y \\ + z \\ \hline C \quad S \end{array}$$



+

# Binary Adder

## Full Adder

$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$



$$C = xy + xz + yz$$



+  
-


# Binary Adder

## ■ Full Adder



+  
-


# Binary Adder





# Decoders


- Extract “*Information*” from the code
- Binary Decoder
  - Example: 2-bit Binary Number






# Decoders

## ■ 2-to-4 Line Decoder



$I_1$	$I_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



$$Y_3 = I_1 I_0$$

$$Y_2 = I_1 \bar{I}_0$$

$$Y_1 = \bar{I}_1 I_0$$



$$Y_0 = \bar{I}_1 \bar{I}_0$$





# Decoders


## ■ 3-to-8 Line Decoder






# Decoders

## ■ “Enable” Control



$E$	$I_1$	$I_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0



+  
—


# Implementation Using Decoders

- Each output is a minterm
- All minterms are produced
- Sum the required minterms

Example: Full Adder

$$S(x, y, z) = \sum(1, 2, 4, 7)$$


$$C(x, y, z) = \sum(3, 5, 6, 7)$$





# Encoders

- Put “*Information*” into code
- Binary Encoder
  - Example: 4-to-2 Binary Encoder



Only *one* switch should be activated at a time

$x_3$	$x_2$	$x_1$	$y_1$	$y_0$
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
1	0	0	1	1

+

# Encoders



## ■ Octal-to-Binary Encoder (8-to-3)

$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1


$$Y_2 = I_7 + I_6 + I_5 + I_4$$

$$Y_1 = I_7 + I_6 + I_3 + I_2$$


$$Y_0 = I_7 + I_5 + I_3 + I_1$$




# $\pm$ Encoder / Decoder Pairs



# + - Multiplexers





$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$







# Multiplexers

## ■ 2-to-1 MUX



## ■ 4-to-1 MUX






+  
-

# Implementation Using Multiplexers

## ■ Example

$$F(x, y) = \sum(0, 1, 3)$$




+  
—

# Implementation Using Multiplexers




## ■ Example

$$F(x, y, z) = \sum(1, 2, 6, 7)$$

$x$	$y$	$z$	$F$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




# + - DeMultiplexers





$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	<b>I</b>
0	1	0	0	<b>I</b>	0
1	0	0	<b>I</b>	0	0
1	1	<b>I</b>	0	0	0

+  
-


# Multiplexer / DeMultiplexer Pairs



# + - DeMultiplexers / Decoders



$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	I
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0



$E$	$I_1$	$I_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	x	x	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0