



Computer Architecture and Logic Design (CALD) Lecture 12

Dr. Sorath Hansrajani

Assistant Professor

Department of Software Engineering

Bahria University Karachi Campus

Email: sorathhansrajani.bukc@bahria.edu.pk

Combinational Logic


These slides were assembled by Mustafa Kemal Uyguroğlu, with grateful acknowledgement of the many others who made their course materials freely available online. Feel free to reuse or adapt these slides for your own academic purposes, provided that you include proper attribution.



Combinational Circuits

Output is function of input only

i.e. no feedback



When input changes, output may change (after a delay)




Combinational Circuits


Analysis

- Given a circuit, find out its function
- Function may be expressed as:
 - Boolean function
 - Truth table




- Given a desired function, determine its circuit
- Function may be expressed as:
 - Boolean function
 - Truth table








■ Boolean Expression Approach




Eastern Mediterranean University






ABC	F_I	F_2
0 0 0	0	0






A B C	F_{I}	F_2
0 0 0	0	0
0 0 1	1	0






ABC	F_I	F_2
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0






A E	C	F_I	F_2
0 0	0	0	0
0 0	1	1	0
0 1	0	1	0
0 1	1	0	1
			_






A	B	C	F_I	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0





A B C	F_{1}	F_2
0 0 0	0	0
0 0 1	1	0
0 1 0	1	0
0 1 1	0	1
1 0 0	1	0
1 0 1	0	1






A	B	C	F_{I}	F_2
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
		·		







$$F_1 = AB'C' + A'BC' + A'B'C + ABC$$

$$F_2 = AB + AC + BC$$




Design Procedure

- Given a problem statement:
 - Determine the number of inputs and outputs
 - Derive the truth table
 - Simplify the Boolean expression for each output
 - Produce the required circuit

Example:


Design a circuit to convert a "BCD" code to "Excess 3" code




⁺ Design Procedure

■ BCD-to-Excess 3 Converter


	A	B	C	D	wxyz
	0	0	0	0	0 0 1 1
	0	0	0	1	0 1 0 0
	0	0	1	0	0 1 0 1
	0	0	1	1	0 1 1 0
	0	1	0	0	0 1 1 1
	0	1	0	1	1 0 0 0
	0	1	1	0	1 0 0 1
	0	1	1	1	1 0 1 0
	1	0	0	0	1 0 1 1
	1	0	0	1	1 1 0 0
	1	0	1	0	x x x x
	1	0	1	1	X X X X
	1	1	0	0	X X X X
	1	1	0	1	X X X X
	1	1	1	0	X X X X
Eastern Me	dite	rane	1 ean	J _{hiv}	ersky X X X








$$y = C'D'+CD$$



$$x = B'C+B'D+BC'D'$$




$$z = D'$$



Design Procedure

■ BCD-to-Excess 3 Converter

	A	B	C	D	w x y z
	0	0	0	0	0 0 1 1
	0	0	0	1	0 1 0 0
	0	0	1	0	0 1 0 1
	0	0	1	1	0 1 1 0
	0	1	0	0	0 1 1 1
	0	1	0	1	1 0 0 0
	0	1	1	0	1 0 0 1
	0	1	1	1	1 0 1 0
	1	0	0	0	1 0 1 1
	1	0	0	1	1 1 0 0
	1	0	1	0	x x x x
	1	0	1	1	x x x x
	1	1	0	0	x x x x
	1	1	0	1	X X X X
	1	1	1	0	X X X X
Eastern Me	dite	rran	1 ean	J _{hiv}	ersty X X X





$$w = A + B(C+D)$$
 $y = (C+D)' + CD$
 $x = B'(C+D) + B(C+D)'$ $z = D'$




⁺ Seven-Segment Decoder

w x y z	abcdefg
0 0 0 0	1111110
0 0 0 1	0110000
0 0 1 0	1101101
0 0 1 1	1111001
0 1 0 0	0110011
0 1 0 1	1011011
0 1 1 0	1011111
0 1 1 1	1110000
1 0 0 0	1111111
1 0 0 1	1111011
1 0 1 0	XXXXXXX
1 0 1 1	XXXXXXX
1 1 0 0	XXXXXXX
1 1 0 1	XXXXXXX
1 1 1 0	XXXXXXX
1111	XXXXXXX









$$a = w + y + xz + x'z'$$

$$b = \dots$$

$$c = \dots$$

$$d = \dots$$




- Half Adder
 - Adds 1-bit plus 1-bit
 - Produces Sum and Carry

xy	C S
0 0	0 0
0 1	0 1
1 0	0 1
1 1	1 0




$$\begin{array}{ccc}
 & x \\
+ & y \\
\hline
 & C & S
\end{array}$$






- Full Adder
 - Adds 1-bit plus 1-bit plus 1-bit
 - Produces Sum and Carry

x y z	C S
0 0 0	0 0
0 0 1	0 1
0 1 0	0 1
0 1 1	1 0
1 0 0	0 1
1 0 1	1 0
1 1 0	1 0
1 1 1	1 1






X

y


S	= xv'z	'+x'\	7'+x'	y'z+xyz	=x	$\oplus v$	\oplus 7



$$C = xy + xz + yz$$




■ Full Adder




$$S = xy'z'+x'yz'+x'y'z+xyz = x \oplus y \oplus z$$

$$C = xy + xz + yz$$






■ Full Adder



+

Binary Adder




Eastern Mediterranean University




- Extract "Information" from the code
- Binary Decoder
 - Example: 2-bit Binary Number








■ 2-to-4 Line Decoder



$I_I I_0$	Y_3	Y ₂	Y_1	Y_0
0 0	0	0	0	1
0 1	0	0	1	0
1 0	0	1	0	0
1 1	1	0	0	0




$$Y_3 = I_1 I_0$$


$$Y_1 = \bar{I}_1 I_0$$

$$Y_2 = I_1 \bar{I}_0$$
$$Y_0 = \bar{I}_1 \bar{I}_0$$




■ 3-to-8 Line Decoder








■ "Enable" Control



E	$I_1 I_0$	Y ₃	Y ₂	Y_1	Y ₀
0	X X	0	0	0	0
1	0 0	0	0	0	1
1	0 1	0	0	1	0
1	1 0	0	1	0	0
1	1 1	1	0	0	0






Implementation Using Decoders

- Each output is a minterm
- All minterms are produced
- Sum the required minterms

Example: Full Adder

$$S(x, y, z) = \sum (1, 2, 4, 7)$$


$$C(x, y, z) = \sum (3, 5, 6, 7)$$






Encoders

- Put "Information" into code
- Binary Encoder
 - Example: 4-to-2 Binary Encoder





<i>x</i> ₃	x_2	$x_{\underline{I}}$	$y_1 y_0$
0	0	0	0 0
0	0	1	0 1
0	1	0	1 0
1	0	0	1 1




Encoders

■ Octal-to-Binary Encoder (8-to-3)


<u>I</u> 7	I ₆	<u>I</u> 5	<u>I</u> 4	<u>I</u> 3	<u>I</u> 2	I ₁	I ₀	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

$$Y_2 = I_7 + I_6 + I_5 + I_4 \\ Y_1 = I_7 + I_6 + I_3 + I_2 \\ Y_0 = I_7 + I_5 + I_3 + I_1$$
 Eastern Mediterranean University






Encoder / Decoder Pairs






⁺ Multiplexers




$S_1 S_0$	Y
0 0	$\mathbf{I_0}$
0 1	I_1
1 0	I_2
1 1	I ₃







Multiplexers


■ 2-to-1 MUX



■ 4-to-1 MUX








Eastern Mediterranean University



Implementation Using Multiplexers

■ Example

$$F(x, y) = \sum (0, 1, 3)$$






Implementation Using Multiplexers

■ Example


$$F(x, y, z) = \sum (1, 2, 6, 7)$$


X	y	Z.	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1






DeMultiplexers








$S_1 S_0$	Y ₃	Y_2	Y_I	Y_0
0 0	0	0	0	Ι
0 1	0	0	Ι	0
1 0	0	Ι	0	0
1 1	Ι	0	0	0

Eastern Mediterranean University




Multiplexer / DeMultiplexer Pairs






DeMultiplexers / Decoders





$S_1 S_0$	<i>Y</i> ₃	Y_2	Y_I	Y_{0}
0 0	0	0	0	Ι
0 1	0	0	Ι	0
1 0	0	Ι	0	0
1 1	Ι	0	0	0



Eastern Mediterran ean University