

BAHRIA UNIVERSITY, (Karachi Campus)

Department of Software Engineering ASSIGNMENT #. 01 – Spring 2023

Course Title: Operating Systems
Class: BSE - 4(A & B)
Course Instructor: Engr. Rizwan Fazal
Due Date: 16-APRIL-2023 (11:55 PM)
Course Instructor: Engr. Rizwan Fazal
Course Code: CSC-320
Morning
Date: 27-March-2023
Max. Marks: 20 Points

ASSIGNMENT #. 1

Submitted by: Name: Ahsan Sajjad Registration #: 79309 Section: 4B

Date
NAME: Ahsan Sajjad
SECTION: BSE-4B
COURSE: Operating System
ASSIGNMENT: NO 01
ENROUMENT NO: 02-131212-049
1.3
Question
(a) What is the maximum directly addressable memory
Here the given microtrocerus is 64 bit thats
The state of the traction of the state of th
location of 264. The max directly addressable
memory Capacity is depend only on the 8ize
of operand. If it has & byte then
the maximum Directly addressable memory
the maximum Directly addressable message (apacety is approximately 256 two by te
(b) what ideal size of microprocenor address buses
be appeared for data buses of 64 hits.
Should be used? How will System Speed be affected for data buses of 64 bits, 32 bits and 16 bits.
The hansfer of full instructions with different
The hansfer of full instructions with different data buses bits are given
PAK

	10170			
		Date		
	bits	cycles		
	64	Single Cycle without any additional Clock Cycle		
	32	Single Cycle without any additional clock Cycle two 8(2) Cycle. for 64 bit instruction. (4) Cycle for 64 bit instruction.		
1	16 FOUX	(4) Cycle for 64 bit instruction.		
(1)				
(C)	How m	any bits should the instruction		
	Register	Contain if the instruction regular		
100	is to Con	rtain only the opcode, and how		
	many if	the instruction register is to.		
	Condain	any bits Should the instruction Contain if the instruction register Indain only The Obcode, and how the instruction register is to.		
		ACCURATE AND DESCRIPTION OF THE PARTY OF THE		
12 30	It (an (or	rychon Register is to Condain Only.		
	o boods	Menon Register is to Condain Only.		
	() /2 () /4			
	but Instruction Register can Contain 64 bits if the IR can Contain			
	whole instruction.			
	os to de cos (value).			
	Question. 1.4			
1-		COMPANY OF THE PARTY OF THE PAR		
(a)	What is	the maximum meory address. that the processor can access. if it is connected to a.		
	Space	that the processor can access.		
	directly	if it is connected to a.		
10000	1/ 6:7	monucali		
1000	+1 0			
	17 (an	address upto two power		
PARKS	Which	m gadren space.		
	wind	address upto two power. a memory address space.		
		A .		
		PAK		
283				
1000				

133	
-30	
1.	Date
0)	What is the maximum Address Space that the procursor can access directly if it is Connected to an 8 bit memory?
-	The processor can access directly if it is
	connected to an 8 bit memory?
-	
	The processor can only Read or write 8
	memory location. It means that If he required to accers a 16 bit word it.
	memory location. It means that IT he
	will assert to uccess a 16 bit word it
	will need to perform two different.
	memor access. / two sterations. Because. It is 8 bit wide meony. Thats why it can address 216 memory.
	That what it can address 216 memory.
	locations.
(c)	What Architectural features will allow this
	microproser to access a separate.
	microproper to access a separate.
1900/10	The architectural features will allow this
345	microprocessor to accen a Separte
	710 Space is achieved through.
	memory mapped I/O, I/O mapped I/O and
-	The architectural features will allow this microprocessor to access a Separte I/O Space is achieved through. memory mapped I/O, I/O mapped I/O and dedicated I/O Instruction.
11	
(0)	If an I/O instruction can specify as 8 bit I/O port, number how many bit I/O space can the microprocessor Support? How many 16 bit I/O
Q	Lit 710 Chief of Number now many
0	Pro 1/0 space can the microprocessor
100	12 h 2 mary 16 bit 1/0
100	B. Iduin ?
	Ciff and 1
100	PAK
-	(HUUSE)
1 1 1 1 1 1	

Date
If processor can specify an 8 bit. I/O port number then it can support, upto 28 ports of I/O. which represent values from 0-255.
where If the processor Can Specify and 16 bit segister 1/6 process then here. require 216 Sy supporting of. "65,536" I/O ports.
1.5
Marimum 4 bytes bus cycle per Second. Can executed by the processor cuhich can bransferred upto 16 bytes per Second across its 32 bit
enturnel data bus. For Improving its performance the externel data bus. Should be 64 bit to transfer up to. 32 by te per 3econd.
Double the externel clock frequency alone. would not increuse the data hansfer. sate per bus cycle, which remain at 4 byte.
remain at 4 byte.
PAK

