2020 Digital IC Design Homework 4: RC4 Encrypt

NAME	Tran T	Tran Thi Ai								
Student ID	P7608	P76087081								
Simulation Result										
Functional	Daga	Gate-level	Pass			Gate-level		TB1: 1	145020551 ps	
simulation	Pass	simulation				simulation tim	e	TB2:	77222051 ps	
(your pre-sim result)					(your post-sim result) Cipher is correct!					
# T B 1 - S U M M A R Y					TB1-SUMMARY					
<pre># Congratulations! Cipher data have been generated successfully! The result is PASS!! # Congratulations! Plain data have been generated successfully! The result is PASS!!</pre>					Congratulations! Cipher data have been generated successfully! The result is PASS! Congratulations! Plain data have been generated successfully! The result is PASS!!					
# ** Note: @finish : D:/13_Digital_IC_Design/HH4/Ai/modell/testfixture.v(244) # Time: 179025 ns Iteration: 2 Instance: /testfixture					** Note: Sfinish : D:/13_Digital_IC_Design/HW4/Ai/gatel/testfixture.v(244) Time: 145020551 ps Iteration: 0 Instance: /testfixture					
Congratulations! Cipher data have been generated successfully! The result is PASS!!					T B 2 - S U M M A R Y					
Congratulations! Plain data have been generated successfully! The result is PASS!!					Congratulations! Cipher data have been generated successfully! The result is PASS! Congratulations! Plain data have been generated successfully! The result is PASS!					
** Note: ffinish : D:/13 Digital_IC_Design/HH4/Ai/model2/testfixture2.v(244) Time: 31515 ns Tteration: 2 Instance: /testfixture2					** Note: &finish : D:/13_Digital_IC_Design/HW4/Ai/gate2/testfixture2.v(244) Time: 77222051 ps Iteration: 0 Instance: /testfixture2					
Synthesis Result										
Total logic elements 7,4					11 / 68,416 (11 %)					
Total memory bit 192					2 / 1,152,000 (< 1 %)					
Embedded multiplier 9-bit element 0 /					300 (0 %)					
(your flow summary)										
Flow Summary										
						e Jun 02 18:32:12 : 08/18/2010 SP 1 SJ		/ersion		
Revision Name RC4						,,		2.2.2		
Top-level Entity Name RC4 Family Cyclone II										
Device EP2C70F8 Timing Models Final					6C8					
Met timing requirements Yes					416	(110/)				
Total logic elements 7,411 / 68, Total combinational functions 7,411 / 68,					416	(11%)				
Dedicated logic registers 1,084 / 68 Total registers 1084					416	(2%)				
Total pins 50 / 622 (Total virtual pins 0					%)				
Total memory bits 192 / 1,1					,00	0(<1%)				
				00 (0 9 (0 %)						

Description of your design

RC4 is a stream cipher that is used for generating pseudorandom stream of bits (a keystream). This generated key is combined with the plain text using bit-wise xor to perform encryption or combined with the cipher text to perform decryption, therefore the same algorithm is used for both encryption and decryption. A control FSM is used to control the state. The steps are as follows:

Step 1: I implement check key_valid, if key_valid to high and then output the value of the key after another cycle. The key value is valid when key_valid is high but except for the first cycle. After the key value (key_in) is input, we shuffle the key and the S box.

```
state sbox: begin
   if (j == Size Sbox) begin
      state <= state mix;
           <= k2 + Sbox[k1] + data key[k1[4:0]];
   end
   else begin
      Sbox[j] \le j;
      Sbox_pl[j] <= j;
            <= j+1;
end
end
state mix: begin
   Sbox pl[k1] <= Sbox pl[k2[5:0]];
   Sbox pl[k2[5:0]]  <= Sbox pl[k1];
   if (kl == Size_Sbox - 1)begin
      state <= state cipher;
               <= 8'b0;
               <= 8'b0;
   end
   else begin
             <= kl + 1;
      state <= state sbox;
   end
end
```

Step 2: After finishing shuffle, we implemented the encryption. We used the pseudo_code of the encryption algorithm. When the encryption is finished, use cipher_write and cipher_out to output the results to the memory in the testfixture. The input plaintext is valid when plain in valid is set to high.

```
state cipher: begin
   k1 = k1 + 1;
    cipher write <= 1'b0;
    k2 = k2 + Sbox[k1[5:0]];
    Sbox[kl[5:0]]  <= Sbox[k2[5:0]];
    Sbox[k2[5:0]] <= Sbox[k1[5:0]];
state <= state_cipher2;</pre>
    plain_read <= 1'b1;</pre>
    end
state cipher2: begin
    plain read <= 1'b0;
    cipher write <= 1'b1;
    state <= state cipher;
    if (!plain_in_valid) begin
        state <= state plain;
        kl \ll 0;
       k2 <= 0;
        cipher write <= 1'b0;
    end
end
```

Step 3: After finishing the encryption, The state transfer into the next state, this is the decryption. In here, it used the decryption algorithm flow is the same as encryption. Then, set done to high to verify the encryption and decryption are correct

```
state_plain: begin
   kl = kl + 1;
   plain write <= 1'b0;
   k2 = k2 + Sbox_pl[kl[5:0]];
   Sbox_pl[k1[5:0]] <= Sbox_pl[k2[5:0]];
   Sbox pl[k2[5:0]] <= Sbox pl[k1[5:0]];
   state <= state plain2;
   cipher read <= 1'bl;
end
state_plain2: begin
   cipher read <= 1'b0;
   plain write <= 1'b1;
   state <= state plain;
   if (!plain in valid && !cipher in valid) begin
       done \leq 1;
       state <= state_sbox;</pre>
   end
end
```

Step 4: I implemented assign it.

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in \underline{ns})