## 2020 Digital IC Design Homework 2: Divider

Tran Thi Ai						
P76087081						
Simulation Result						
d	Gate-level	Pass		Gate-level	2555014()	
Pass	simulation			simulation time	2555914 (ns)	
(your pre-sim result)				(your pos	t-sim result)	
# 65525 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65536 data is correct				# 65523 data is # 65524 data is # 65525 data is # 65526 data is # 65526 data is # 65527 data is # 65528 data is # 65529 data is # 65530 data is # 65531 data is # 65531 data is # 65533 data is # 65534 data is # 65535 data is # 65535 data is # 65536 data is # 65536 data is # 65536 data is	correct	
· ·						
Embedded multiplier 9-bit element			0 / 300 ( 0 % )			
(your flow summary)						
Flow Summary						
Quartus II Version 10.0 Build 262  Revision Name div  Top-level Entity Name div  Family Cyclone II  Device EP2C70F896C8  Timing Models Final  Met timing requirements Yes  Total logic elements 127 / 68,416 (  Dedicated logic registers 0 / 68,416 (0)  Total registers 0 / 68,416 (0)  Total pins 25 / 622 (4 %  Total wirtual pins 0 / 1,152,000 (0)				8/2010 SP 1 SJ Full Version  (%)		
	Pass  ur pre-s data is of data is	Gate-level simulation  ur pre-sim result)  data is correct dat	Simulation  Pass  Gate-level simulation  Ur pre-sim result)  data is correct d	Simulation  Pass  Gate-level simulation  Ur pre-sim result)  data is correct d	Simulation Result  Pass   Gate-level   simulation time    Ur pre-sim result)   (your post    data is correct   data is c	

## **Description of your design**

In my design, The first, we need to initialize P value equal 0. The a (in1) is dividend and the b (in2) is divisor. Load divisor and dividend into register a and b, respectively; clear partial-remainder register P. These variables are going to update during looping. Then, we start the for loop, it will run n time where n=n0 of bits. We implemented left shift register pair P and left shift a (in1) one bit. After that, compute P=P-b. Repeat, if P[8] == 1, a[0]=0; P=P+b. else a[0]=1; Finally, the quotient = a.

```
timescale lns / 10ps
'define CYCLE 39 // can be modified
module div_tb;
parameter width = 8;
This is the clock cycle modified when post-sim.
```

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (gate-level simulation time in  $\underline{ns}$ )