

## 2020 Digital IC Design Homework 2: Divider

NAME	Tran Thi Ai				
Student ID	P76087081				
Simulation Result					
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	2555914 (ns)
(your pre-sim result)			(your post-sim result)		
<pre># 65525 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully!</pre>			<pre># 65523 data is correct # 65524 data is correct # 65525 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully!</pre>		
Synthesis Result					
Total logic elements		127 / 68,416 ( < 1 % )			
Total memory bit		0 / 1,152,000 ( 0 % )			
Embedded multiplier 9-bit element		0 / 300 ( 0 % )			
(your flow summary)					
<div><div>Flow Summary</div><div><div><div>Flow Status</div><div>Successful - Sat Apr 11 21:47:29 2020</div></div><div><div>Quartus II Version</div><div>10.0 Build 262 08/18/2010 SP 1 SJ Full Version</div></div><div><div>Revision Name</div><div>div</div></div><div><div>Top-level Entity Name</div><div>div</div></div><div><div>Family</div><div>Cyclone II</div></div><div><div>Device</div><div>EP2C70F896C8</div></div><div><div>Timing Models</div><div>Final</div></div><div><div>Met timing requirements</div><div>Yes</div></div><div><div><div>Total logic elements</div><div>127 / 68,416 ( &lt; 1 % )</div></div><div><div><div>Total combinational functions</div><div>127 / 68,416 ( &lt; 1 % )</div></div><div><div>Dedicated logic registers</div><div>0 / 68,416 ( 0 % )</div></div></div><div><div>Total registers</div><div>0</div></div><div><div>Total pins</div><div>25 / 622 ( 4 % )</div></div><div><div>Total virtual pins</div><div>0</div></div><div><div>Total memory bits</div><div>0 / 1,152,000 ( 0 % )</div></div><div><div>Embedded Multiplier 9-bit elements</div><div>0 / 300 ( 0 % )</div></div><div><div>Total PLLs</div><div>0 / 4 ( 0 % )</div></div></div></div></div>					
Description of your design					
<p>In my design, The first, we need to initialize P value equal 0. The a (in1) is dividend and the b (in2) is divisor. Load divisor and dividend into register a and b, respectively; clear partial-remainder register P. These variables are going to update during looping. Then, we start the for loop, it will run n time where n=n0 of bits. We implemented left shift register pair P and left shift a (in1) one bit. After that, compute P=P-b. Repeat, if P[8] == 1, a[0]=0; P= P + b. else a[0] = 1; Finally, the quotient = a.</p>					

```
`timescale 1ns / 10ps
`define CYCLE 39 // can be modified
module div_tb;
parameter width = 8;
```

This is the clock cycle modified when post-sim.

*Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (gate-level simulation time in ns)*