



# Caravel + Nucleo Board

## Caravel Board V4 Block Diagram




## Nucleo Board: ST Morpho Connectors



### Nucleo Board: Interface with Caravel

- CN4 jumpers in ST-Link part is used to program ST32 microcontroller, hence, configuring Caravel I/Os
- The board has a 3.3V Regulator (Max 500mA)
- Default clock supply is 8 MHz from ST-Link on PF0
- Caravel SPI/HKSPI interface could be on PE11: PE14 or PF6: PF9
- Caravel UART interface could be on PC10: PC11
- PA13 and PA14 are shared with SWD signals connected to ST-LINK. If ST-LINK part is not cut, it is not recommended to use them as I/Os.
- Caravel BB dimensions would be  $67.5mm \times 92.5mm$

## Caravel + Nucleo Board Block Diagram



## Dynamic Voltage Scaling (DVS)

- Dynamic power supply is required to test the chip with non-nominal supplies
- The required ranges are from 1.4V to 2.2V for  $V_{1.8}$  and 3V to 3.6V for  $V_{3.3}$
- Adjustable dual LDO (MIC2211) is capable of suppling from 1.25V to 5V at 150mA for  $V_{out1}$  and at 300mA for  $V_{out2}$
- A digital potentiometer (D-POT) could be used with R network to dynamically tune the voltage outputs of the LDO using  $I^2C$  on PF0:PF1
- D-POT (10  $k\Omega$  device) range to be used in the calculations is from 0  $k\Omega$  to 7  $k\Omega$ , since its maximum resistance range is from 8  $k\Omega$  to 12  $k\Omega$
- MCP4661 has 257 taps

$$N = \frac{R_{MAX}}{R_{TOT}} * 256 = 179.2 \approx 179$$
 $R_{step} = \frac{R_{TOT}}{256} = 39 \Omega$ 

### Resistance Calculations

• For  $V_{1.8}$ ,

$$V_{out1min} = 1.4V \qquad V_{out1max} = 2.2V$$

$$R_{LSmax} = 3 \ k\Omega \qquad V_{Ref} = 1.25V$$

$$V_{out1min} = V_{Ref} \left( 1 + \frac{R_1}{R_{LSmax}} \right) \quad \therefore R_1 = R_{LSmax} \left( \frac{V_{out1min}}{V_{Ref}} - 1 \right) = 360 \ \Omega$$

$$R_{LSmin} = R_1 * \left( \frac{V_{Ref}}{V_{out1max} - V_{Ref}} \right) = 473.7\Omega$$

$$R_{DPmin} = 0 \ k\Omega \qquad R_{DPmax} = 7 \ k\Omega$$

$$R_{LSmin} = \frac{R_2 * (R_3 + R_{DPmin})}{R_2 + R_3 + R_{DPmin}} = \frac{R_2 * R_3}{R_2 + R_3} \qquad R_{LSmax} = \frac{R_2 * (R_3 + R_{DPmax})}{R_2 + R_3 + R_{DPmax}}$$

Assume  $R_3 = 500 \Omega$ ,


$$R_2 = \frac{R_{LSmax} * (R_3 + R_{DPmax})}{(R_3 + R_{DPmax}) - R_{LSmax}} = 5 k\Omega$$

Verify:

$$R_{LSmin} = \frac{R_2 * R_3}{R_2 + R_3} = 455 \,\Omega$$
  $\therefore V_{out2max} = V_{Ref} \left( 1 + \frac{R_1}{R_{LSmin}} \right) = 2.24 V$ 

Notes:

- $V_{Ref}$  is from the adjustable dual LDO (MIC2211) data sheet
- $R_{LSmax}$  is set to ensure loop stability, not sure of the basis of this value



#### Resistance Calculations

• For  $V_{3.3}$ ,

$$\begin{split} V_{out2min} &= 3V & V_{out2max} &= 3.6V \\ R_{LSmax} &= 3 \ k\Omega & V_{Ref} &= 1.25V \\ \\ V_{out2min} &= V_{Ref} \left( 1 + \frac{R_1}{R_{LSmax}} \right) & \therefore R_1 &= R_{LSmax} \left( \frac{V_{out2min}}{V_{Ref}} - 1 \right) = 4.2 \ k\Omega \\ \\ R_{LSmin} &= R_1 * \left( \frac{V_{Ref}}{V_{out2max} - V_{Ref}} \right) = 2. \ 2k\Omega \\ \\ R_{DPmin} &= 0 \ k\Omega & R_{DPmax} &= 7 \ k\Omega \\ \\ R_{LSmin} &= \frac{R_2 * (R_3 + R_{DPmin})}{R_2 + R_3 + R_{DPmin}} = \frac{R_2 * R_3}{R_2 + R_3} & R_{LSmax} &= \frac{R_2 * (R_3 + R_{DPmax})}{R_2 + R_3 + R_{DPmax}} \end{split}$$

Assume  $R_3 = 5 k\Omega$ ,

$$R_2 = \frac{R_{LSmax} * (R_3 + R_{DPmax})}{(R_3 + R_{DPmax}) - R_{LSmax}} = 4 k\Omega$$

Verify:

$$R_{LSmin} = \frac{R_2 * R_3}{R_2 + R_3} = 2.2 \ k\Omega$$
  $\therefore V_{out2max} = V_{Ref} \left( 1 + \frac{R_1}{R_{LSmin}} \right) = 3.64 V$ 

#### Notes:

- $V_{Ref}$  is from the dual LDO (MIC2211) datasheet
- $R_{LSmax}$  is set to ensure loop stability in the TI note, not sure of the basis of this value

### Resistance Calculations

For nominal supplies:

$$V_{out1} = 1.8V \qquad V_{out2} = 3.3V$$

$$R_{LS} = R_1 * \left(\frac{V_{Ref}}{V_{out} - V_{Ref}}\right)$$

$$\therefore R_{LS1} = 818.2 \,\Omega \qquad \qquad \therefore R_{LS2} = 2.6 \,k\Omega$$

$$R_{LS} = \frac{R_2 * (R_3 + R_{DP})}{R_2 + R_3 + R_{DP}} \qquad \therefore R_{DP} = \frac{R_{LS} * (R_2 + R_3) - R_2 R_3}{R_2 - R_{LS}}$$

$$\therefore R_{DP1} = 478 \,\Omega \qquad \qquad \therefore R_{DP2} = 2.4 k\Omega$$

$$R_{DP} = \frac{R_{TOT}N}{256} + R_W \qquad \therefore N = (R_{DP} - R_W) * \frac{256}{R_{TOT}}$$

$$R_W = 75 \,\Omega \qquad \qquad R_{TOT} = 10 \,k\Omega$$

$$\therefore N_1 = 10.3 \approx 11 \,(Bh) \qquad \therefore N_2 = 59.5 \approx 60 \,(3Ch)$$

## Resistors Components

Output	Resistor	Computed Value	Size 0805 1%
$V_{out1}$	$R_{11}$	360 Ω	360 Ω
	$R_{12}$	$5 k\Omega$	$4.99~k\Omega$
	$R_{13}$	500 Ω	499 Ω
$V_{out2}$	$R_{21}$	$4.2~k\Omega$	$4.22~k\Omega$
	$R_{22}$	$4~k\Omega$	$4.02~k\Omega$
	$R_{23}$	$5~k\Omega$	$4.99~k\Omega$

#### Notes:

• MIC2211 datasheet recommends that to prevent low quiescent current performance being compromised Resistor values are between  $100 \mathrm{k}\Omega$  and  $500 \mathrm{k}\Omega$ . This can't be achieved with the  $R_{LSmax}$  assumption

#### Caravel BB Nucleo Schematic

#### Notes:

- *MCO* clock is 8 *MHz* on *PF*0 and a timer should be used to supply the clock to caravel. I followed this and I connected the clock to *TIM3\_CH2* on *PB*5 but I am not sure if this is the right way to do that
- Caravel SPI connected to SPI4 (PE2 PE4: PE6) and HKSPI to SPI5 (PF6: PF9)
- Caravel UART connected to UART3 (PC10: PC11)
- Caravel Reset with  $\overline{RST}$
- Caravel remaining 32 I/Os connected to pins that have no conflict on them and in the WCSP package order
- What should *gpio* connect to?
- Supplies should connect to PWM?
- I connected the supplies to external pin header with gpio and xclk