



程序设计速解(上)

@GhostKING学长

EDA技术
基于Verilog HDL(B)

Code 全体代码，全体起立

数据选择器

```
//二选一数据选择器 assign型
module MUX2_1_assign(a,b,s,y);
input a,b,s;
output y;

assign y=(s==0)?a:b;
endmodule

//二选一数据选择器 always-if型
module MUX2_1_if(a,b,s,y);
input a,b,s;
output y;
reg y;

always@(a,b,s)
begin
if(s)
y=a;
else
y=b;
end
endmodule

//四选一数据选择器 assign型
module MUX4_1_assign(d0,d1,d2,d3,s1,s2,y);
input d0,d1,d2,d3,s1,s2;
output y;
reg y;

wire[1:0] SEL;
wire d0T,d1T,d2T,d3T;

assign SEL={s1,s0};
assign d0T=(SEL==2'b00);
assign d1T=(SEL==2'b01);
assign d2T=(SEL==2'b10);
assign d3T=(SEL==2'b11);

assign
y=(d0&d0T)|(d1&d1T)|(d2&d2T)|(d3&d3T);
endmodule

//四选一数据选择器 case型
module MUX4_1_case(d0,d1,d2,d3,s1,s2,y);
input d0,d1,d2,d3,s1,s2;
output y;
reg y;

always@(d0,d1,d2,d3,s1,s0)
begin
case({s1,s0})
2'b00: y<=d0;
2'b01: y<=d1;
2'b10: y<=d2;
2'b11: y<=d3;
default: y<=d0;
endcase
end
endmodule

//四选一数据选择器 if型
module MUX4_1_if(d0,d1,d2,d3,s1,s0,y);
input d0,d1,d2,d3,s1,s0;
output y;
reg y;

always@(d0,d1,d2,d3,s1,s0)
begin
if(s0)
begin
if(s1) y<=d0;
else y<=d1;
end
else begin
if(s1) y<=d2;
else y<=d3;
end
end
endmodule

//八选一数据选择器
module MUX8_1(d0,d1,d2,d3,d4,d5,d6,d7,SEL,Out);
input d0,d1,d2,d3,d4,d5,d6,d7;
output Out;
reg Out;

always@(SEL)
begin
case(SEL)
3'b000: Out<=d0;
3'b111: Out<=d7;
default: Out<=1'bx;
endcase
end
endmodule
```

序列检测器

```
//序列检测器
module SCH0(CLK,IN,RST,OUT);
parameter n0=0,n1=1,n2=2,n3=3;
reg[3:0]NOW,NEX;

always@(posedge CLK, negedge RST)
begin
if(RST) NOW<=n0;
else NOW<=NEX;

always@(NOW,NEX)
begin
case(NOW)
n0: if(N0==n1) NEX<=n1; else NEX<=n0;
n1: if(N1==n2) NEX<=n2; else NEX<=n0;
n2: if(N2==n3) NEX<=n3; else NEX<=n0;
n3: if(N3==n0) NEX<=n0;
endcase
end
assign OUT=NOW==n3;
endmodule
```

移位寄存器

```
//移位寄存器
module REG(CLK,LOAD,DATA,Q);
input CLK,LOAD;
input[7:0] DATA;
output Q;

reg[7:0] c;
always@(posedge CLK)
begin
if(LOAD) c<=DATA;
else if(!Q[7])
assign Q<=c[0];
end
endmodule
```

加法器

```
//半加器
module half_adder(a,b,S0,C0);
input a,b;
output S0,C0;
assign S0=a^b;
assign C0=a&b;
endmodule

//全加器(非模块化)
module full_adder(a,b,Cin,S0,C0);
input a,b,Cin;
output S0,C0;
reg s1,c2,c3;

always@(a,b,Cin)
begin
S0=a^b^Cin;
s1=a&b;
c2=a&b&Cin;
c3=b&a&Cin;
C0=(c1|c2|c3);
end
endmodule

//全加器(半加器模块化)
module full_adder_half(a,b,Cin,S0,C0);
input a,b,Cin;
output S0,C0;
reg S0,C0;

wire first_S0,first_C0,second_C0;

half_adder first_adder(a,b,first_S0,first_C0);
half_adder second_adder(first_S0,Cin,second_S0,second_C0);

assign C0=first_C0|second_C0;
endmodule

//八位加法器(非模块化)
module Adder_8bit(a,b,Cin,S0,C0);
input[7:0] a,b;
input Cin;
output[7:0] S0;
output C0;

wire[8:0] DATA;

assign DATA=a+b+Cin;
assign C0=DATA[8];
assign S0=DATA[7:0];
endmodule

//八位加法器(非模块化的全加器模块化)
module Adder_8bit_half(a,b,Cin,S0,C0);
input[7:0] a,b;
input Cin;
output[7:0] S0;
output C0;

wire c1,c2,c3;

full_adder a[0](a[0],b[0],Cin,c1,S0[0]);
full_adder a[1](a[1],b[1],c1,c2,S0[1]);
full_adder a[7](a[7],b[7],c7,C0,S0[7]);
endmodule

//四位加法器(非模块化)
module Adder_4bit(a,b,Cin,S0,C0);
input[3:0] a,b;
input Cin;
output[3:0] S0;
output C0;

wire[4:0] DATA;

assign DATA=a+b+Cin;
assign C0=DATA[4];
assign S0=DATA[3:0];
endmodule

//四位加法器(非模块化的全加器模块化)
module Adder_4bit_half(a,b,Cin,S0,C0);
input[3:0] a,b;
input Cin;
output[3:0] S0;
output C0;

wire c1,c2,c3;

full_adder a[0](a[0],b[0],Cin,c1,S0[0]);
full_adder a[1](a[1],b[1],c1,c2,S0[1]);
full_adder a[2](a[2],b[2],c2,c3,S0[2]);
full_adder a[3](a[3],b[3],c3,C0,S0[3]);
endmodule
```

乘法器

```
//四位乘法器(n=4)
module MULT_4(A,B);
parameter N=4;
input[N-1:0] A,B;
output[2*N-1:0] R;

integer i;
reg[2*N-1:0] R;

always@(A,B)
begin
R<=0;
for(i=1;i<=N;i=i+1)
if(B[i]) R<=R+(A<<(i-1));
else R<=R;
end
endmodule

//两位乘法器(n=2)
module MULT_2(A,B);
parameter N=2;
input[N-1:0] A,B;
output[2*N-1:0] R;

integer i;
reg[2*N-1:0] R;

always@(A,B)
begin
R<=0;
for(i=1;i<=N;i=i+1)
if(B[i]) R<=R+(A<<(i-1));
else R<=R;
end
endmodule
```

奇偶校验

```
//奇偶位校验
module odd(DATA,LS);
input[0:7] DATA;
input LS;
output S;

wire odd;
assign odd=DATA;
assign S=odd?odd~odd;
endmodule
```

计数器

```
//十进制计数器(二进制异步)
module CNT10(CLK,RST,Q,C0);
input CLK,RST;
output C0;
output[3:0] Q;
reg[3:0] Q;

always@(posedge CLK)
begin
if(RST) Q<=0;
else if(Q==9) Q<=0;
else Q<=Q+1;
end

assign C0=(Q==9)?1:0;
endmodule

//十进制计数器(二进制同步)
module CNT10(CLK,RST,IN,Q,C0);
input CLK,RST,IN;
output C0;
output[3:0] Q;
reg[3:0] Q;

always@(posedge CLK)
begin
if(RST) Q<=0;
else if(!IN)
if(Q==4) Q<=0;
else Q<=Q+1;
end
end

assign C0=(Q==4)?1:0;
endmodule

//十进制计数器(格雷码同步)
module CNT10(CLK,RST,IN,Q,C0);
input CLK,RST,IN,LOAD;
input[3:0] DATA;
output C0;
output[3:0] Q;
reg[3:0] Q;

always@(posedge CLK, negedge RST)
begin
if(RST) Q<=0;
else if(!IN)
begin
if(LOAD) Q<=DATA;
else if(Q==9) Q<=0;
else Q<=Q+1;
end
end
end

assign C0=(Q==9)?1:0;
endmodule

//四进制计数器(二进制异步)
module CNT4(CLK,RST,IN,Q,C0);
input CLK,RST,IN;
output C0;
output[1:0] Q;
reg[1:0] Q;

always@(posedge CLK, negedge RST)
begin
if(RST) Q<=0;
else if(!IN)
begin
if(LOAD) Q<=DATA;
else if(Q==3) Q<=0;
else Q<=Q+1;
end
end
end

assign C0=(Q==3)?1:0;
endmodule

//四进制计数器(二进制同步)
module CNT4(CLK,RST,IN,Q,C0);
input CLK,RST,IN;
output C0;
output[1:0] Q;
reg[1:0] Q;

always@(posedge CLK)
begin
if(RST) Q<=0;
else if(!IN)
begin
if(LOAD) Q<=DATA;
else if(Q==3) Q<=0;
else Q<=Q+1;
end
end
end

assign C0=(Q==3)?1:0;
endmodule

//四进制计数器(格雷码同步)
module CNT4(CLK,RST,IN,Q,C0);
input CLK,RST,IN;
output C0;
output[1:0] Q;
reg[1:0] Q;

always@(posedge CLK, negedge RST)
begin
if(RST) Q<=0;
else if(!IN)
begin
if(LOAD) Q<=DATA;
else if(Q==3) Q<=0;
else Q<=Q+1;
end
end
end

assign C0=(Q==3)?1:0;
endmodule

//四进制计数器(格雷码同步)
module CNT4(CLK,RST,IN,Q,C0);
input CLK,RST,IN;
output C0;
output[1:0] Q;
reg[1:0] Q;

always@(posedge CLK, negedge RST)
begin
if(RST) Q<=0;
else if(!IN)
begin
if(LOAD) Q<=DATA;
else if(Q==3) Q<=0;
else Q<=Q+1;
end
end
end

assign C0=(Q==3)?1:0;
endmodule
```

分频器

```
module div_HH(divOut);
input clk;
output divout;
reg divout;
integer i;
always@(posedge clk)
begin
i=i+1;
if(i==255555555) i=0;
divout<=divout;
end
end
endmodule
```