



**Department of Electrical Engineering**

Faculty Member: \_\_\_\_\_

Dated: \_\_\_\_\_

Semester: \_\_\_\_\_

Section: \_\_\_\_\_

Group No.: \_\_\_\_\_

**EE-221: Digital Logic Design**

**Lab 9: 2-bit binary Adder and Subtractor**

		PLO4/CLO4	PLO4/CLO4	PLO5/CLO5	PLO8/CLO6	PLO9/CLO7	
Name	Reg. No	Viva / Lab Performance	Analysis of data in Lab Report	Modern Tool Usage	Ethics and Safety	Individual and Team Work	Total marks Obtained
		5 Marks	5 Marks	5 Marks	5 Marks	5 Marks	25 Marks
AILYA ZAINAB	523506						
IMAN NAEEM	525378						
LAIBA NASIR	510419						
LUQMAN SHEHZAD	507599						



## Lab 9: 2-bit binary Adder and Subtractor

This Lab Activity has been designed to familiarize the students with design and working of binary adders using basic logic gates.

### Objectives:

- ✓ Design and Implementation of Half Adder
- ✓ Design and Implementation of a Full Adder using Half Adders
- ✓ Extending the design to add 2-bit binary numbers
- ✓ Verification of 4-bit adder IC
- ✓ Gate-Level Verilog code for 4-bit adder

### Lab Instructions


- ✓ This lab activity comprises three parts, namely Pre-lab, Lab tasks, and Post-Lab Viva session.
- ✓ The lab report will be uploaded on LMS three days before scheduled lab date. The students will get hard copy of lab report, complete the Pre-lab task before coming to the lab and deposit it with teacher/lab engineer for necessary evaluation. Alternately each group to upload completed lab report on LMS for grading.
- ✓ The students will start lab task and demonstrate design steps separately for step-wise evaluation (course instructor/lab engineer will sign each step after ascertaining functional verification)
- ✓ Remember that a neat logic diagram with pins numbered coupled with nicely patched circuit will simplify trouble-shooting process.
- ✓ After the lab, students are expected to unwire the circuit and deposit back components before leaving.
- ✓ **The Total duration for the lab is 3 hrs.**
- ✓ **A lab with in-complete lab tasks will not be accepted.**
- ✓ The students will complete lab task and submit complete report to Lab Engineer before leaving lab.
- ✓ There are related questions at the end of this activity. Give complete answers.



## Lab Tasks (10)


1. Give the truth table and circuit for half adder and half subtractor. (0.5)

HALF ADDER:







A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

HALF SUBTRACTOR:





X	Y	DIFFERENCE	BORROW
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


## HALF ADDER




HALF SUBTRACTOR:




2. Design a full adder and full subtractor using the above designed half adder and half subtractor. Simulate in Proteus only. (1.5)














3. Now add the subtraction option in your full adder design and show the logic diagram of full adder with subtractor. Simulate in Proteus & implement it in hardware as well. (4)

### Proteus SS







## Hardware SS







$A_1$	$A_0$	$B_1$	$B_0$	$C_{IN}$	$Carry_{OUT}$	$S_1$	$S_0$
0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1
0	0	0	1	0	0	0	1
0	0	0	1	1	0	1	0
0	0	1	0	0	0	1	0
0	0	1	0	1	0	1	1
0	0	1	1	0	0	1	1
0	0	1	1	1	1	0	0
0	1	0	0	0	0	0	1
0	1	0	0	1	0	1	0
0	1	0	1	0	0	1	0
0	1	0	1	1	0	1	1
0	1	1	0	0	0	1	1
0	1	1	0	1	1	0	0
0	1	1	1	0	1	0	0
0	1	1	1	1	1	0	1
1	0	0	0	0	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	0	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	0	1	0	0
1	0	1	0	1	1	0	1
1	0	1	1	0	1	0	1
1	0	1	1	1	1	1	0
1	1	0	0	0	0	1	1
1	1	0	0	1	1	0	0
1	1	0	1	0	1	0	0
1	1	0	1	1	1	0	1
1	1	1	0	0	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	0	1	1	0
1	1	1	1	1	1	1	1


























4. Extend your design to N-bit binary adder and subtractor. Draw block diagram only. (0.5)  
**Full Adder for N – Bit Binary Addition**





The input carry in each full adder has to propagate through an AND gate and an XOR gate, yielding two level gate implementation. For  $n$  – bits, there is a propagation delay of  $2n$ ; inferring that addition is drastically slow for a high number of bits.


Such a delay can be mitigated by using a Carry – Look Ahead Generator where each carry is propagated depending only the input carry  $C_{IN}$ .


5. Extend your design to 2-bit binary adder and subtractor. Simulate the 2-bit adder subtractor circuit in Proteus only. (2)













6. Get the 4-bit binary adder IC from the lab and verify its functionality in hardware. Give IC number and pin-layout. Show the result for at least 8 input combinations. (1.5)

**A1, A2, A3, A4:** First 4 bit Input  
**B1, B2, B3, B4:** Second 4 bit input  
**S1, S2, S3, S4:** 4 bit output  
**CO:** Carry input  
**C4:** Carry output



**HARDWARE SS:**












































The

IC performed the 4 – bit binary addition and also verified the functional truth table;



FUNCTIONAL TRUTH TABLE

$C_{(n-1)}$	$A_n$	$B_n$	$\Sigma_n$	$C_n$
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

$C_1$  —  $C_3$  are generated internally

$C_0$  — is an external input

$C_4$  — is an output generated internally