

# HIGH-SPEED IMPLEMENTATION OF SM2 BASED ON FAST MODULUS INVERSE ALGORITHM

Wei Li<sup>1</sup>, Juhua Liu<sup>1</sup>, Guoqiang Bai<sup>2\*</sup>

<sup>1</sup> Institute of Microelectronics, Tsinghua University, Beijing, China

<sup>2</sup> National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China

Corresponding author baigq@tsinghua.edu.cn

## ABSTRACT

In this paper, we explore the fast modulus inverse algorithm and its implementation. For the first time, we proposed a radix-8 modulus algorithm to speed up the point multiplication in SM2 public key cryptographic algorithm, which is established as the ECC standard of China for commercial applications released by the State Cryptographic Administration of China in December 2010. The critical path delay of our hardware implementation of SM2 is the delay of a one-cycle 256-bit multiplier, which is difficult to get a further reduction. The possibility of further optimization is reducing the number of cycles needed by the binary modulus inverse without changing the critical path delay when converting the Jacob coordinates back to affine coordinates. The radix-8 binary inverse algorithm can reduce the number of cycles significantly by 33.2% on average compared with the radix-4 binary inverse algorithm, which needs 256 cycles at most to complete the conversion.

**Keywords**—SM2; ECC; radix-8 inverse; high speed; hardware implementation

## INTRODUCTION

ECC provides better security compared with other public key cryptographic algorithms, such as RSA, with the same key size [1]. SM2 public key cryptographic algorithm, which is released by the State Cryptography Administration of China in December 2010, is established as the ECC standard of China for commercial applications and is widely used in personal identification, digital signature, finance authentication, etc. SM2 is defined over a Galois field  $GF(p)$ , where the  $p = 2^{256} - 2^{224} - 2^{96} + 2^{64} - 1$ , and  $p$  is a very special pseudo-Mersenne prime that can be used to compact the process of modulo reduction significantly, more details about SM2 can be found in [2].

Point multiplication, defined as  $kP = P + P + \dots + P$ , where  $k \in [0, p-1]$ ,  $P \in GF(p)$  and  $P$  is the base point, is the most time-consuming operation in SM2 (more than 90%) [3]. It consists of repeated point addition (PADD) and doubling (PDBL) operations of base point  $P$  while performing the point multiplication. However, algorithms to perform PADD and PDBL differ by the choice of coordinate system, leading a different quantity of arithmetic operations, as listed in TABLE I. (A→Affine, P→Projective, J→Jacob, C→Chudnovsky, I→Inversion, M→Multiplication, S→Square)

TABLE I OPERATION COUNTS OF PADD AND PDBL

PADD		PDBL	
$A+A \rightarrow A$	1I, 2M, 1S	$2A \rightarrow A$	1I, 2M, 2S
$P+P \rightarrow P$	12M, 2S	$2P \rightarrow P$	7M, 3S
$J+J \rightarrow J$	12M, 4S	$2J \rightarrow J$	4M, 4S
$C+C \rightarrow C$	11M, 3S	$2C \rightarrow C$	5M, 4S
$J+A \rightarrow J$	8M, 3S		
$C+A \rightarrow C$	8M, 3S		

As shown above that  $2J \rightarrow J$  for the PDBL and  $J+A \rightarrow J$ , mixed Jacobian-affine coordinate, for the PADD is the best choice to get a high-speed architecture. For a further clarification, we give the detailed formulas of PADD and PDBL operation in TABLE II.

TABLE II PADD AND PDBL FORMULAS

$P_3 \leftarrow P_1 + P_2$
$X_3 = (Y_2 Z_1^3 - Y_1)^2 - (X_2 Z_1^2 - X_1)^2 (X_1 + X_2 Z_1^2)$ $Y_3 = (Y_2 Z_1^3 - Y_1)(X_1(X_2 Z_1^2 - X_1)^2 - X_3) - Y_1(X_2 Z_1^2 - X_1)^3$ $Z_3 = (X_2 Z_1^2 - X_1) Z_1$
$P_3 \leftarrow 2P_1$
$X_3 = (3X_1^2 + aZ_1^4)^2 - 8X_1 Y_1^2$ $Y_3 = (3X_1^2 + aZ_1^4)(4X_1 Y_1^2 - X_3) - 8Y_1^4$ $Z_3 = 2Y_1 Z_1$

Once the point multiplication is done, we have to transfer the results to standard affine coordinate system from Jacobian coordinate system, in which an inversion is necessary.

## HARDWARE ARCHITECTURE

This section we explore the high-speed hardware implementation of SM2, specifically we will give the hardware architecture of the point multiplication algorithm, as shown in Fig 1. In this architecture we input the base point  $P = (X_2, Y_2, Z_2)$  then compute the  $kP$  and return the result in affine coordinate  $(x, y)$ .

**Multiplier:** A 256-bit multiplier and a two-stage pipeline are introduced to our architecture to get a best trade-off between the number of cycles needed to complete the point multiplication and the minimum critical path of the datapath. In this case, the critical path of this hardware architecture is the delay of the 256-bit one-cycle multiplier [4].

**Reduction:** A two stage pipeline is applied to the modular-multiplication and a new reduction module is designed to best accelerate the point multiplication. To get a more balanced pipeline, we combined the modular



TABLE V  
FAST RADIX-8 MODULUS INVERSE ALGORITHM

Radix-8 Modulus Inverse Algorithm on $GF(p)$
<i>Input:</i> prime $p, a \in [1, p-1]$
<i>Output:</i> $a^{-1} \bmod p$
1. $u \leftarrow a, v \leftarrow p, x_1 \leftarrow 1, x_2 \leftarrow 0$
2. <i>if</i> $v > 0$ , <i>repeatedly execute</i>
2.1 $c = u[2:0], d = v[2:0]$
2.2 <i>if</i> $c = 3'b000$ , <i>execute</i>
$u \leftarrow u/8, x_1 \leftarrow x_1/8$
2.3 <i>else if</i> $d = 3'b000$ , <i>execute</i>
$v \leftarrow v/8, x_2 \leftarrow x_2/8$
2.4 <i>else if</i> $c[1:0] = 2'b00$ , <i>execute</i>
$u \leftarrow u/4, x_1 \leftarrow x_1/4$
2.5 <i>else if</i> $d[1:0] = 2'b00$ , <i>execute</i>
$v \leftarrow v/4, x_2 \leftarrow x_2/4$
2.6 <i>else if</i> $c = d$ , <i>execute</i>
2.6.1 <i>if</i> $u > v, u \leftarrow (u-v)/8, x_1 \leftarrow (x_1-x_2)/8$
2.6.2 <i>else, v</i> $\leftarrow (v-u)/8, x_2 \leftarrow (x_2-x_1)/8$
2.7 <i>else if</i> $c[1:0] = d[1:0]$ , <i>execute</i>
2.7.1 <i>if</i> $u > v, u \leftarrow (u-v)/4, x_1 \leftarrow (x_1-x_2)/4$
2.7.2 <i>else, v</i> $\leftarrow (v-u)/4, x_2 \leftarrow (x_2-x_1)/4$
2.8 <i>else if</i> $c[0] = 0$ , <i>execute</i>
2.8.1 <i>if</i> $u/2 > v, u \leftarrow [(u/2)-v]/2, x_1 \leftarrow [(x_1/2)-x_2]/2$
2.8.2 <i>else, u</i> $\leftarrow [v-(u/2)]/2, x_1 \leftarrow [x_2-(x_1/2)]/2$
2.9 <i>else if</i> $d[0] = 0$ , <i>execute</i>
2.9.1 <i>if</i> $v/2 > u, v \leftarrow [(v/2)-u]/2, x_2 \leftarrow [(x_2/2)-x_1]/2$
2.9.2 <i>else, v</i> $\leftarrow [u-(v/2)]/2, x_2 \leftarrow [x_1-(x_2/2)]/2$
2.10 <i>else if</i> $c+d = 3'b000$
$\max[u, v] \leftarrow (u+v)/8, x_1/x_2 \leftarrow (x_1+x_2)/8$
2.11 <i>else if</i> $u > v$ , <i>execute</i>
2.11.1 <i>if</i> $(c-d) \parallel (d-c) = 3'b100$
$u \leftarrow (u-v)/4, x_1 \leftarrow (x_1-x_2)/4$
2.11.2 <i>else</i> $u \leftarrow (u+v)/4, x_1 \leftarrow (x_1+x_2)/4$
2.12 <i>else,</i>
2.12.1 <i>if</i> $(c-d) \parallel (d-c) = 3'b100$
$v \leftarrow (v-u)/4, x_2 \leftarrow (x_2-x_1)/4$
2.12.2 <i>else</i> $v \leftarrow (u+v)/4, x_1 \leftarrow (x_1+x_2)/4$
3. <i>return</i> $x_1$

the delay of the **Inv** module will not increase so much compared with Radix-2 and Radix-4 inverse algorithm, which ensure the critical path of the whole point multiplication hardware architecture unchanged.

TABLE VI  
THE CASES WHEN  $c$  AND  $d$  ARE ODD NUMBERS ( $u > v$ )

c	d	operations	c	d	operations
001	011	"+"then">>2"	101	001	"-"then">>2"
001	101	"-"then">>2"	101	011	"+"then">>3"
001	111	"+"then">>3"	101	111	"+"then">>2"
011	001	"+"then">>2"	111	001	"+"then">>3"
011	101	"+"then">>3"	111	011	"-"then">>2"
011	111	"-"then">>2"	111	101	"+"then">>2"

## CONCLUSION

In the hardware implementation, we use the basic  $0.13\mu m$  CMOS standard cell library to evaluate the performance of our design. For a clear comparison, we give the clock cycles needed to complete the binary inverse in  $GF(p)$  by radix-2 and radix-4, as well as radix-8 algorithm proposed in this paper, in TABLE VII below.

TABLE VII  
CLOCK CYCLES NEEDED TO COMPLETE INVERSE

	Radix-2	Radix-4	Radix-8
Cycles	512	256	171
Percentage in SM2	15.4%	7.7%	5.1%

Compared with radix-2 inverse algorithm, radix-4 inverse algorithm reduces the number of cycles significantly by 100% on average (256 cycles are saved) and improved the performance of SM2 by 7.7%. Similarly, compared with radix-4 inverse algorithm, radix-8 inverse algorithm reduces the number of cycles significantly by 33.2% on average (85 cycles are saved) and improved the performance of SM2 by 2.6%.

## ACKNOWLEDGEMENTS

This work is supported by the National Natural Science Foundation of China (Grants 61472208) and National Key Basic Research Program of China (Grant 2013CB338004).

## REFERENCES

- [1] N. Kobliz, Elliptic curve cryptosystem, Mathematics of Computation 48 (1987) 203-209.
- [2] State Cryptography Administration of China: Public Key Cryptographic Algorithm SM2 Based on Elliptic Curves, <http://www.oscca.gov.cn/UpFile/2010122214822692.pdf>
- [3] Tim Guneyasu, Christof Paar, Ultra High Performance ECC over NIST Primes on Commercial FPGAs, in: Cryptographic Hardware and Embedded Systems (CHES), LNCS 5154, 2008, pp. 62C78.
- [4] Zhenwei Zhao, Guoqiang Bai. Exploring the Speed Limit of SM2. 2014 IEEE 3<sup>rd</sup> International Conference on Cloud Computing and Intelligence Systems. IEEE, 2014. 456-460.
- [5] Zhenwei Zhao, Guoqiang Bai. Ultra High-Speed SM2 ASIC Implementation. The 13<sup>th</sup> IEEE International Conference on Trust, Security and Privacy in Computing and Communications. IEEE, 2014. 182-188.
- [6] Patrick Longa, Catherine Gebotys, Efficient Techniques for High-Speed Elliptic Curve Cryptography, in: Cryptographic Hardware and Embedded Systems (CHES), LNCS 6225, 2010, pp. 80C94.