











FDC2212, FDC2214, FDC2112, FDC2114

ZHCSDX2A - JUNE 2015 - REVISED JUNE 2015

FDC2x1x 适用于接近传感和液位感测的抗 EMI 28/12 位电容数

特性

- 抗电磁干扰 (EMI) 架构
- 最高输出速率(每条有源通道):
 - 13.3ksps (FDC2112, FDC2114)
 - 4.08ksps (FDC2212, FDC2214)
- 最大输入电容: 250nF (10kHz 频率, 1mH 电感时)
- 传感器激励频率: 10kHz 至 10MHz
- 通道数: 2 或 4
- 分辨率: 高达 28 位
- 系统噪底: 100sps 时为 0.3fF
- 电源电压: 2.7V 至 3.6V
- 功耗: 2.1mA(有源)
- 低功耗休眠模式: 35uA
- 关断电流: 200nA
- 接口: I²C
- 温度范围: -40℃ 至 +125℃

3 说明

电容式传感是一种低功耗、低成本且高分辨率的非接触式感测技术, 适用于 从接近检测和手势识别到远程液位感测领域的各项应用。电容式传感系统中的传感器可 以采用任意金属或导体,因此可实现高度灵活的低成本

电容式传感应用灵敏度的主要限制因素 在于 传感器的 噪声敏感性,ftoC2x1x 采用创新型抗 EMI 架构,即使在高噪声扩射中也能维持性能不变。

上入八人米用创新型抗 EMI 架构, 上入八人米用创新型抗 EMI 架构, 中也能维持性能不变。 EMI、高分辨率、高速、多通道电容数字转换照示 该系列器件采用基于窄带的创新型的, 说进行高度和制 EMI、高分辨率、高速、多通道电容数字转换器系列。 该系列器件采用基于窄带的创新型架构,可对噪声和干 扰进行高度抑制,同时在高速条件下提供高分辨率。该 系列器件支持宽激励频率范围,可为系统设计带来灵活性。宽频率范围对于导电液体(例如清洁剂、肥皂液和 油墨)感测的可靠性特别有用。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
FDC2112, FDC221	WSON (DNT 12)	4.00mm x 4.00mm
FDC2114, FDC221	WQFN (RGH 16)	4.00mm x 4.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

应用

- 接近传感器
- 手势识别
- 液位传感器(包括清洁剂、肥皂液和油墨等导电液体)
- 碰撞避免
- 雨、雾、冰、雪传感器
- 汽车门及尾门一脚踢开传感器
- 材料尺寸检测

简化电路原理图





		录		
1 2 3 4 5 6 7 8	特性 1 应用 1 说明 1 修订历史记录 2 说明 (续) 3 Device Comparison Table 3 Pin Configuration and Functions 4 Specifications 5 8.1 Absolute Maximum Ratings 5 8.2 ESD Ratings 5 8.3 Recommended Operating Conditions 5 8.4 Thermal Information 5 8.4 Thermal Information 5 8.5 Electrical Characteristics 6 8.6 Timing Requirements 7 8.7 Switching Characteristics 9 Detailed Description 11 9.1 Overview 11 9.2 Functional Block Diagrams 11	AODAI 13	10.1 Application Information	21394046465151515151
	//		机械、封装和可订购信息	51
	修订历史记录 nges from Original (June 2015) to Revision A			Page
Chai	nges from Original (June 2015) to Revision A			F

已添加 完整数据表。......1



5 说明 (续)

FDC221x 经过优化,分辨率高达 28 位,而 FDC211x 的采样速率高达 13.3ksps,便于实现 使用 快速移动目标的应用。250nF 超大最高输入电容支持使用远程传感器并跟踪环境随时间、温度和湿度的变化情况。

FDC2x1x 系列器件面向接近感测和液位感测 应用, 适用于所有液体类型。如果非导电液位感测 应用 存在干扰 (例如人手),建议使用集成有源屏蔽驱动器的 FDC1004。


6 Device Comparison Table

PART NUMBER	RESOLUTION	CHANNELS	PACKAGE
FDC2112	12 bit	² O// "	WSON-12
FDC2114	12 bit	ma0.4	WQFN-16
FDC2212	28 bit	†200° 2	WSON-12
FDC2214	28 bit 11 Cil 1	4	WQFN-16
	https://o		




7 Pin Configuration and Functions

FDC2112/FDC2212 WSON DNT-12 Top View



FDC2114/FDC2214 WQFN RGH-16 Top View



Pin Functions

		TYPE ⁽¹⁾	DESCRIPTION			
SCL	1	I	I2C Clock input			
SDA	2	I/O	I2C Data input/output			
CLKIN	3	I	Master Clock input. Tie this pin to GND if internal oscillator is selected			
ADDR	4	I	I2C Address selection pin: when ADDR=L, I2C address = 0x2A, when ADDR=H, I2C address = 0x2B.			
INTB	5	0	Configurable Interrupt output pin			
SD	6	I	Shutdown input			
VDD	7	Р	Power Supply			
GND	8	G	Ground			
IN0A	9	Α	Capacitive sensor input 0			
IN0B	10	Α	Capacitive sensor input 0			
IN1A	11	Α	Capacitive sensor input 1			
IN1B	12	Α	Capacitive sensor input 1			
IN2A	13	Α	Capacitive sensor input 2 (FDC2114 / FDC2214 only)			
IN2B	14	Α	Capacitive sensor input 2 (FDC2114 / FDC2214 only)			

(1) I = Input, O = Output, P=Power, G=Ground, A=Analog



Pin Functions (continued)

		TYPE ⁽¹⁾	DESCRIPTION
		IIFE	DESCRIFTION
IN3A 15 A Capacitive sensor input 3 (FDC2114 / FDC2214 only)		Capacitive sensor input 3 (FDC2114 / FDC2214 only)	
IN3B	16	Α	Capacitive sensor input 3 (FDC2114 / FDC2214 only)
DAP ⁽²⁾	DAP	N/A	Connect to Ground

There is an internal electrical connection between the exposed Die Attach Pad (DAP) and the GND pin of the device. Although the DAP can be left floating, for best performance the DAP should be connected to the same potential as the device's GND pin. Do not use the DAP as the primary ground for the device. The device GND pin must always be connected to ground.

Specifications

DAP as	DAP as the primary ground for the device. The device GND pin must always be connected to ground.						
8 Spec	cifications solute Maximum Ratings	•					
8.1 Abs	solute Maximum Ratings						
	C. C// "	MIN	MAX	UNIT			
VDD	Supply voltage range		5	V			
Vi	Voltage on any pin	-0.3	VDD + 0.3	V			
IA	Input current on any INx pin	-8	8	mA			
ID	Input current on any digital pin	- 5	5	mA			
TJ	Junction temperature	-55	150	°C			
T _{stg}	Storage temperature	-65	150	°C			

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
FDC21	12 / FDC2212 in 12-pin WSO	N package	·	
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
$V_{(ESD)}$	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾		V
FDC21	14 / FDC2214 in 16-pin WQF	N package		
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

Unless otherwise specified, all limits ensured for T_A = 25°C, VDD = 3.3 V

		MIN	NOM MAX	UNIT
VDD	Supply voltage	2.7	3.6	V
T _A	Operating temperature	-40	125	°C

8.4 Thermal Information

		FDC2112 / FDC2212	FDC2214 / FDC2214	
	THERMAL METRIC ⁽¹⁾	DNT (WSON)	RGH (WQFN)	UNIT
		12 PINS	16 PINS	
R	Junction-to-ambient thermal resistance	50	38	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.5 Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_A = 25$ °C, VDD = 3.3 V⁽¹⁾

	PARAMETER	TEST CONDITIONS ⁽²⁾	MIN ⁽³⁾	TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT
POWER						
V_{DD}	Supply voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2.7		3.6	V
I _{DD}	Supply durrent (not including sensor current) ⁽⁵⁾	CLKIN = 10MHz ⁽⁶⁾		2.1		mA
I _{DDSL}	Sleep mode supply current ⁽⁵⁾			35	60	μΑ
I _{SD}	Shutdown mode supply current ⁽⁵⁾			0.2	1	μΑ
CAPACITIVE S	ENSOR	COLI	()			
C _{SENSORMAX}	Maximum sensor capacitance	1mH inductor, 10kHz78cllation		250		nF
C_{IN}	Sensor pin parasitic capacitance	+2000		4		pF
N_{BITS}	Number of bits	FDC21 2, FDC2114 RCOUNT ≥ 0x0400			12	bits
	https:/	FDC2212, FDC2214 RCOUNT = 0xFFFF			28	bits
f _{CS}	Maximum channel sample rate	FDC2112, FDC2114 single active channel continuous conversion, SCL = 400 kHz			13.3	kSPS
		FDC2212, FDC2214 single active channel continuous conversion, SCL= 400 kHz			4.08	kSPS
EXCITATION			II.		"	
f _{SENSOR}	Sensor excitation frequency	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	0.01		10	MHz
V _{SENSORMIN}	Minimum sensor oscillation amplitude (pk) ⁽⁷⁾			1.2		V
V _{SENSORMAX}	Maximum sensor oscillation amplitude (pk)			1.8		V
I _{SENSORMAX}	Sensor maximum current drive	HIGH_CURRENT_DRV = b0 DRIVE_CURRENT_CH0 = 0xF800		1.5		mA
		HIGH_CURRENT_DRV = b1 DRIVE_CURRENT_CH0 = 0xF800 Channel 0 only		6		mA
MASTER CLOC	CK					
f _{CLKIN}	External master clock input frequency (CLKIN)	$T_A = -40$ °C to +125°C	2		40	MHz
CLKIN _{DUTY_MIN}	External master clock minimum acceptable duty cycle (CLKIN)			40%		
CLKIN _{DUTY_MAX}	External master clock maximum acceptable duty cycle (CLKIN)			60%		
V _{CLKIN_LO}	CLKIN low voltage threshold				0.3*VDD	V

- (1) Electrical Characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.
- (2) Register values are represented as either binary (b is the prefix to the digits), or hexadecimal (0x is the prefix to the digits). Decimal values have no prefix.
- (3) Limits are ensured by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (4) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.
- (5) I2C read/write communication and pull-up resistors current through SCL, SDA not included.
- (6) Sensor capacitor: 1 layer, 20.9 x 13.9 mm, Bourns CMH322522-180KL sensor inductor with L=18µH and 33pF 1% COG/NP0 Target: Grounded aluminum plate (176 x 123 mm), Channel = Channel 0 (continuous mode) CLKIN = 40 MHz, CHx_FIN_SEL = b10, CHx_FREF_DIVIDER = b00 0000 0001 CH0_RCOUNT = 0xFFFF, SETTLECOUNT_CH0 = 0x0100, DRIVE_CURRENT_CH0 = 0x7800.

(7) Lower V_{SENSORMIN} oscillation amplitudes can be used, but will result in lower SNR.



Electrical Characteristics (continued)

Unless otherwise specified, all limits ensured for T_A = 25°C, VDD = 3.3 $V^{(1)}$

	PARAMETER	TEST CONDITIONS ⁽²⁾	MIN ⁽³⁾	TYP ⁽⁴⁾	MAX ⁽³⁾	UNIT
V _{CLKIN_HI}	CLKIN high voltage threshold		0.7*VDD			V
f _{INTCLK}	Internal master clock frequency range		35	43.4	55	MHz
$T_{Cf_int_\mu}$	Internal master clock temperature coefficient mean			-13		ppm/°C

8.6 Timing Requirements

	h20.0	MIN	NOM	MAX	UNIT
t _{SDWAKEUP}	Wake-up time from SD high-low transition to I2C read action Wake-up time from sleep mode			2	ms
t _{SLEEPWAKEUP}	Wake-up time from sleep mode			0.05	ms
t _{WD-TIMEOUT}	Sensor recovery time (after watchdog timeout)		5.2		ms
I2C TIMING C	HARACTERISTICS http				
f _{SCL}	Clock frequency	10		400	kHz
t_{LOW}	Clock low time	1.3			μS
t _{HIGH}	Clock high time	0.6			μS
t _{HD;STA}	Hold time (repeated) START condition: after this period, the first clock pulse is generated	0.6			μS
t _{SU;STA}	Setup time for a repeated START condition	0.6			μS
t _{HD;DAT}	Data hold time	0			μS
t _{SU;DAT}	Data setup time	100			ns
t _{SU;STO}	Setup time for STOP condition	0.6			μS
t _{BUF}	Bus free time between a STOP and START condition	1.3			μS
$t_{VD;DAT}$	Data valid time			0.9	μS
t _{VD;ACK}	Data valid acknowledge time			0.9	μS
t _{SP}	Pulse width of spikes that must be suppressed by the input filter (1)			50	ns

(1) This parameter is specified by design and/or characterization and is not tested in production.




Figure 1. I2C Timing



8.7 Switching Characteristics - I2C

Unless otherwise specified, all limits ensured for $T_A = 25$ °C, VDD = 3.3 V


	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X	UNIT
VOLTAGE LEVELS						
V_{IH}	Input high voltage		0.7 ^x VDD			V
V _{IL}	Input low voltage			0.3 ^x VI	D	V
V _{OL}	Output low voltage (3 mA sink current)			(.4	V
HYS	Hysteresis			0.1xVDD		V

https://cirtt.taobao.com/



8.8 Typical Characteristics


Common test conditions (unless specified otherwise): Sensor capacitor: 1 layer, 20.9 x 13.9 mm, Bourns CMH322522-180KL sensor inductor with L=18 μ H and 33 pF 1% COG/NP0 Target: Grounded aluminum plate (176 x 123 mm), Channel = Channel 0 (continuous mode) CLKIN = 40 MHz, CHx_FIN_SEL = b01, CHx_FREF_DIVIDER = b00 0000 0001 CH0_RCOUNT = 0xFFFF, SETTLECOUNT_CH0 = 0x0100, DRIVE_CURRENT_CH0 = 0x7800.





Typical Characteristics (continued)

Common test conditions (unless specified otherwise): Sensor capacitor: 1 layer, 20.9 x 13.9 mm, Bourns CMH322522-180KL sensor inductor with L=18 μ H and 33 pF 1% COG/NP0 Target: Grounded aluminum plate (176 x 123 mm), Channel = Channel 0 (continuous mode) CLKIN = 40 MHz, CHx_FIN_SEL = b01, CHx_FREF_DIVIDER = b00 0000 0001 CH0_RCOUNT = 0xFFFF, SETTLECOUNT_CH0 = 0x0100, DRIVE_CURRENT_CH0 = 0x7800.





9 Detailed Description

9.1 Overview

FDC2114, FDC2112 FDC2212, FDC2214 高分辨率、多通道 capacitance-to-digital 转换器实现电容传感解决方案。与传统的开关电容结构相比,FDC2112、FDC2114、FDC2212 和 FDC2214 采用了 L- C 谐振器,也称为 L C 谐振腔。作为传感器。窄带架构允许前所未有的 EMI 免疫力,并大大降低了噪声地板相比,其他电容传感解决方案。

使用这种方法,改变电容 L-C 坦克可以观察到的共规频率的改变。使用这一原则, FDC capacitance-to-digital 转换器 (FDC) 措施 LC 谐振器的表物频率设备输出一个数字值与频率成正比。这个频率测量可以被转换成一个等效电容

9.2 Functional Block Diagrams




Figure 10. Block Diagram for the FDC2112 and FDC2212



Functional Block Diagrams (continued)




Figure 11. Block Diagrams for the FDC2114 and FDC2214

FDC 由前端谐振电路的驱动程序, 紧随其后的是一个多路复用器序列通过活动渠道, 连接他们的核心措施和数字化传感器频率 (fSENSOR)。核心使用参考频率 (fREF) 测量传感器的频率。fREF 来自一个内部参考时钟 (振荡器), 或外部提供的时钟。每个通道的数字化输出正比于 fSENSOR / fREF 的比率。I2C 接口是用来支持设备配置和传输数字化主机处理器的频率值或外部提供的时钟。每个通道的数字化输出正比于 fSENSOR / fREF 的比率。I2C 接口是用来支持设备配置和传输数字化主机处理器的频率值


9.3 Feature Description

9.3.1 Clocking Architecture

Figure 12 shows the clock dividers and multiplexers of the FDC.



Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

(1) FDC2114 / FDC2214 only

Figure 12. Clocking Diagram

在图 12 中, 关键的时钟是鳍, fREF, fCLK。fCLK 选择从内部时钟源或外部时钟源(CLKIN)。频率测量参考时钟, fREF 来源于 fCLK 来源。建议精密应用程序使用一个外部主时钟提供所需的稳定性和精度要求的应用程序。内部振荡器可用于需要低成本的应用程序, 不需要精度高。fINx 时钟来自传感器频率 x 频道, fSENSORx。fREFx 和 fINx 必须满足表 1 中列出的需求, 取决于 fCLK(主时钟)是内部或外部时钟。



Feature Description (continued)

Table 1. Clock Configuration Requirements

MODE ⁽¹⁾	CLKIN SOURCE	VALID f _{REFx} RANGE (MHz)	VALID f _{INx} RANGE	SET CHx_FIN_SEL to (2)	SET CHx_SETTLECO UNT to	SET CHx_RCOUNT to
Multi-channel	Internal	f _{REFx} ≤ 55		Differential sensor		
	External	f _{REFx} ≤ 40		configuration: b01: 0.01MHz to		
Single-channel	Either external or internal	f _{REFx} ≤ 35	< f _{REFx} /4	8.75MHz (divide by 1) b10: 5MHz to 10MHz (divide by 2) Single er dod sensor echiguration b10: 0.01MHz to 10MHz (divide by 2)	>3	> 8

- (1) Channels 2 and 3 are only available for FDC2114 and ADC2214.
 (2) Refer to Sensor Configuration for information on differential and single-ended sensor configurations.

Table 2 shows the clock configuration registers for all channels.

Table 2. Clock Configuration Registers

CHANNEL ⁽¹⁾	CLOCK	REGISTER	FIELD [BIT(S)]	VALUE
All	f _{CLK} = Master Clock Source	CONFIG, addr 0x1A	REF_CLK_SRC [9]	b0 = internal oscillator is used as the master clock b1 = external clock source is used as the master clock
0	f _{REF0}	CLOCK_DIVIDER S_CH0, addr 0x14	CH0_FREF_DIVIDER [9:0]	$f_{REF0} = f_{CLK} / CH0_FREF_DIVIDER$
1	f _{REF1}	CLOCK_DIVIDER S_CH1, addr 0x15	CH1_FREF_DIVIDER [9:0]	f _{REF1} = f _{CLK} / CH1_FREF_DIVIDER
2	f _{REF2}	CLOCK_DIVIDER S_CH2, addr 0x16	CH2_FREF_DIVIDER [9:0]	$f_{REF2} = f_{CLK} / CH2_FREF_DIVIDER$
3	f _{REF3}	CLOCK_DIVIDER S_CH3, addr 0x17	CH3_FREF_DIVIDER [9:0]	f _{REF3} = f _{CLK} / CH3_FREF_DIVIDER
0	f _{INO}	CLOCK_DIVIDER S_CH0, addr 0x14	CH0_FIN_SEL [13:12]	f _{INO} = f _{SENSORO} / CHO_FIN_SEL
1	f _{IN1}	CLOCK_DIVIDER S_CH1, addr 0x15	CH1_FIN_SEL [13:12]	f _{IN1} = f _{SENSOR1} / CH1_FIN_SEL
2	f _{IN2}	CLOCK_DIVIDER S_CH2, addr 0x16	CH2_FIN_SEL [13:12]	$f_{IN2} = f_{SENSOR2} / CH2_FIN_SEL$
3	f _{IN3}	CLOCK_DIVIDER S_CH3, addr 0x17	CH3_FIN_SEL [13:12]	$f_{IN3} = f_{SENSOR3} / CH3_FIN_SEL$

⁽¹⁾ Channels 2 and 3 are only available for FDC2114 and FDC2214

9.3.2 Multi-Channel and Single-Channel Operation

FDC的多通道方案允许用户保存板空间和支持灵活的系统设计例如,温度漂移可以经常导致组件值转变,导致传感器的谐振频 率的变化。使用第二个传感器作为参考提供了消除温度变化的能力。当在多渠道经营模式时,顺序FDC样品活动频道。在单通道 模式下.FDC样品单通道,这是可选择的。表3显示的是用于配置寄存器和值单通道或多通道模式。



Table 3. Single- and Multi-Channel Configuration Registers

MODE	REGISTER	FIELD [BIT(S)]	VALUE
			00 = chan 0
	CONFIG, addr 0x1A	ACTIVE CHAN [15:14]	01 = chan 1
Single channel	CONFIG, addi 0x1A	ACTIVE_CHAN [15.14]	10 = chan 2
On gio onarmo			11 = chan 3
	MUX_CONFIG addr 0x1B	AUTOSCAN_EN [15]	0 = continuous conversion on a single channel (default)
	MUX_CONFIG addr 0x1B	AUTOSCAN_EN [15]	1 = continuous conversion on multiple channels
Multi-channel		0.:00.	00 = Ch0, Ch 1
	MUX_CONFIG addr 0x1B	RRGEQUENCE [14:13]	01 = Ch0, Ch 1, Ch 2
	irtt.to		10 = Ch0, CH1, Ch2, Ch3

The digitized sensor measurement for each channel (DATAx) represents the ratio of the sensor frequency to the reference frequency.

The data output (DATAx) of the FDC2112 and FDC2114 is expressed as the 12 MSBs of a 16-bit result: $\mathbf{f}_{\text{SENSORx}} \times 2^{12}$

$$DATA_{x} = \frac{}{\mathbf{f}_{REFx}}$$
 (1)

The data output (DATAx) of the FDC2212 and FDC2214 is expressed as: $\mathbf{f}_{\text{SENSORx}} \times 2^{28}$

$$\mathbf{f}_{\mathsf{REFx}} \tag{2}$$

Table 4 illustrates the registers that contain the fixed point sample values for each channel.

Table 4. Sample Data Registers

CHANNEL ⁽¹⁾	REGISTER ⁽²⁾	FIELD NAME [BITS(S)] AND VALUE (FDC2112, FDC2114)	FIELD NAME [BITS(S)] AND VALUE (FDC2212, FDC2214) (3)(4)
0	DATA_CH0, addr 0x00	DATA0 [11:0]: 12 bits of the 16 bit result. 0x000 = under range 0xfff = over range	DATA0 [27:16]: 12 MSBs of the 28 bit result
	DATA_LSB_CH0, addr 0x01	Not applicable	DATA0 [15:0]: 16 LSBs of the 28 bit conversion result
1	DATA_CH1, addr 0x02	DATA1 [11:0]: 12 bits of the 16 bit result. 0x000 = under range 0xfff = over range	DATA1 [27:16]: 12 MSBs of the 28 bit result
	DATA_LSB_CH1, addr 0x03	Not applicable	DATA1 [15:0]: 16 LSBs of the 28 bit conversion result
2	DATA_CH2, addr 0x04	DATA2 [11:0]: 12 bits of the 16 bit result. 0x000 = under range 0xfff = over range	DATA2 [27:16]: 12 MSBs of the 28 bit result
	DATA_LSB_CH2, addr 0x05	Not applicable	DATA2 [15:0]: 16 LSBs of the 28 bit conversion result

⁽¹⁾ Channels 2 and 3 are only available for FDC2114 and FDC2214.

⁽²⁾ The DATA_CHx.DATAx register must always be read first, followed by the DATA_LSB_ CHx.DATAx register of the same channel to ensure data coherency.



https://cirtt.taobao.com/



Table 4. Sample Data Registers (continued)

CHANNEL ⁽¹⁾	REGISTER ⁽²⁾	FIELD NAME [BITS(S)] AND VALUE (FDC2112, FDC2114)	FIELD NAME [ΒΙΤS(S)] AND VALUE (FDC2212, FDC2214) ⁽³⁾⁽⁴⁾
3	DATA_CH3, addr 0x06	DATA3 [11:0]: 12 bits of the 16 bit result. 0x000 = under range 0xfff = over range	DATA3 [27:16]: 12 MSBs of the 28 bit result
	DATA_LSB_CH3, addr 0x07	Not applicable	DATA3 [15:0]: 16 LSBs of the 28 bit conversion result

When the FDC sequences through the channels in multi-channel mode, well time interval for each channel is the sum of three party. inod inod is the sum of three parts:

- sensor activation time
- 2. conversion time
- 3. channel switch delay

The sensor activation time is the article of settling time required for the sensor oscillation to stabilize, as shown in Figure 13. The settling wait time is programmable and should be set to a value that is long enough to allow stable oscillation. The settling wait time for channel x is given by:

$$t_{Sx} = (CHX_SETTLECOUNT'16)/f_{REFx}$$
 (3)

Table 5 illustrates the registers and values for configuring the settling time for each channel.




Figure 13. Multi-channel Mode Sequencing




Figure 14. Single-channel Mode Sequencing



Table 5. Settling Time Register Configuration

CHANNEL ⁽¹⁾	REGISTER	FIELD	CONVERSION TIME ⁽²⁾
0	SETTLECOUNT_CH0, addr 0x10	CH0_SETTLECOUNT [15:0]	(CH0_SETTLECOUNT*16)/f _{REF0}
1	SETTLECOUNT_CH1, addr 0x11	CH1_SETTLECOUNT [15:0]	(CH1_SETTLECOUNT*16)/f _{REF1}
2	SETTLECOUNT_CH2, addr 0x12	CH2_SETTLECOUNT [15:0]	(CH2_SETTLECOUNT*16)/f _{REF2}
3	SETTLECOUNT_CH3, addr 0x13	CH3_SETTLECOUNT [15:0]	(CH3_SETTLECOUNT*16)/f _{REF3}

- Channels 2 and 3 are available only in the FDC2114 and FDC2214.
- (2) f_{REFx} is the reference frequency configured for the channel.

The SETTLECOUNT for any channel x must satisfy:

CHx_SETTLECOUNT > $V_{pk} \times f_{REFx} \times C \times \pi^2 / (32 \times IDRIVE_X)$

where

- obao.coml V_{pk} = Peak oscillation amplitude at the programmed IDRIVE setting
- f_{REFx} = Reference frequency for Changel x
- C = sensor capacitance including parasitic PCB capacitance
- IDRIVE_X = setting programmed into the IDRIVE register in amps

(4)

Round the result to the next highest integer (for example, if Equation 4 recommends a minimum value of 6.08, program the register to 7 or higher).

The conversion time represents the number of reference clock cycles used to measure the sensor frequency. It is set by the CHx RCOUNT register for the channel. The conversion time for any channel x is:

$$t_{Cx} = (CHx_RCOUNT \times 16 + 4) / f_{REFx}$$
(5)

The reference count value must be chosen to support the required number of effective bits (ENOB). For example, if an ENOB of 13 bits is required, then a minimum conversion time of 2^{13} = 8192 clock cycles is required. 8192 clock cycles correspond to a CHx_RCOUNT value of 0x0200.

Table 6. Conversion Time Configuration Registers, Channels 0 - 3⁽¹⁾

CHANNEL	REGISTER	FIELD [BIT(S)]	CONVERSION TIME
0	RCOUNT_CH0, addr 0x08	CH0_RCOUNT [15:0]	(CH0_RCOUNT*16)/f _{REF0}
1	RCOUNT_CH1, addr 0x09	CH1_RCOUNT [15:0]	(CH1_RCOUNT*16)/f _{REF1}
2	RCOUNT_CH2, addr 0x0A	CH2_RCOUNT [15:0]	(CH2_RCOUNT*16)/f _{REF2}
3	RCOUNT_CH3, addr 0x0B	CH3_RCOUNT [15:0]	(CH3_RCOUNT*16)/f _{REF3}

⁽¹⁾ Channels 2 and 3 are available only for FDC2114 and FDC2214.

The typical channel switch delay time between the end of conversion and the beginning of sensor activation of the subsequent channel is:

Channel Switch Delay =
$$692 \text{ ns} + 5 / f_{\text{ref}}$$
 (6

The deterministic conversion time of the FDC allows data polling at a fixed interval. For example, if the programmed RCOUNT setting is 512 F_{REF} cycles and SETTLECOUNT is 128 F_{REF} cycles, then one conversion takes 1.8ms (sensor-activation time) + 3.2ms (conversion time) + 0.75ms (channel-switch delay) = 16.75ms per channel. If the FDC is configured for dual-channel operation by setting AUTOSCAN_EN = 1 RR_SEQUENCE = 00, then one full set of conversion results will be available from the data registers every 33.5ms.

A data ready flag (DRDY) is also available for interrupt driven system designs (see the STATUS register description in Register Maps).

9.3.2.1 Gain and Offset (FDC2112, FDC2114 only)

The FDC2112 and FDC2114 have internal 16-bit data converters, but the standard conversion output word width is only 12 bits; therefore only 12 of the 16 bits are available from the data registers. By default, the gain feature is disabled and the DATA registers contain the 12 MSBs of the 16-bit word. However, it is possible to shift the data output by up to 4 bits. Figure 15 illustrates the segment of the 16-bit sample that is reported for each possible gain setting.






Figure 15. Conversion Data Output Gain

For systems in which the sensor signal variation is less than 25% of the full-scale range, the FDC can report conversion results with higher resolution by setting the Output Gain. The Output Gain is applied to all device channels. An output gain can be used to apply a 2-bit, 3-bit, or 4-bit shift to the output code for all channels, allowing access to the 4 LSBs of the original 16-bit result. The MSBs of the sample are shifted out when a gain is applied. Do not use the output gain if the MSBs of any active channel are toggling, as the MSBs for that channel will be lost when gain is applied.

Example: If the conversion result for a channel is 0x07A3, with OUTPUT_GAIN=0x0, the reported output code is 0x07A. If OUTPUT_GAIN is set to 0x3 in the same condition, then the reported output code is 0x7A3. The original 4 MSBs (0x0) are no longer accessible.

CHANNEL ⁽¹⁾	REGISTER	FIELD [BIT(S)]	VALUES	EFFECTIVE RESOLUTION (BITS)	OUTPUT RANGE
	RESET_DEV, addr 0x1C	OUTPUT_GAIN [10:9]	00 (default): Gain =1 (0 bits shift)	12	100% full scale
All			01: Gain = 4 (2 bits left shift)	14	25% full scale
All			10: Gain = 8 (3 bits left shift)	15	12.5% full scale
			11 : Gain = 16 (4 bits left shift)	16	6.25% full scale

Table 7. Output Gain Register (FDC2112 and FDC2114 only)

An offset value may be subtracted from each DATA value to compensate for a frequency offset or maximize the dynamic range of the sample data. The offset values should be $< f_{SENSORx_MIN} / f_{REFx}$. Otherwise, the offset might be so large that it masks the LSBs which are changing.

⁽¹⁾ Channels 2 and 3 are available for FDC2114 only.



Table 8. Frequency Offset Registers

CHANNEL ⁽	REGISTER	FIELD [BIT(S)]	VALUE
0	OFFSET_CH0, addr 0x0C	CH0_OFFSET [15:0]	$f_{OFFSET0} = CH0_OFFSET * (f_{REF0}/2^{16})$
1	OFFSET_CH1, addr 0x0D	CH1_OFFSET [15:0]	$f_{OFFSET1} = CH1_OFFSET * (f_{REF1}/2^{16})$
2	OFFSET_CH2, addr 0x0E	CH2_OFFSET [15:0]	$f_{OFFSET2} = CH2_OFFSET * (f_{REF2}/2^{16})$
3	OFFSET_CH3, addr 0x0F	CH3_OFFSET [15:0]	$f_{OFFSET3} = CH3_OFFSET * (f_{REF3}/2^{16})$

(1) Channels 2 and 3 are only available for FDC2114 and FDC2214.

$$C_{SENSOR} = \frac{1}{L \times (2v \times f_{SENSORx})^2} - C$$

The sensor capacitance
$$C_{SENSE}$$
 of a differential sensor configuration can be determined by:
$$C_{SENSOR} = \frac{1}{L \times (2v \times f_{SENSORx})^2} - C$$
 where • $C = \text{parallel sensor capacitance (see Figure 55)}$ (7)

The FDC2112 and FDC2114 sensor frequency f_{SENSORx} can be determined by:

$$f = \text{CHx_FIN_SEL} \times f \times \frac{\text{DATAx}}{\text{SENSORx}} + \frac{\text{CHx}_{\text{OFFSET}}}{\text{SENSORx}}$$

where

- DATAx = Conversion result from the DATA_CHx register
- CHx_OFFSET = Offset value set in the OFFSET_CHx register
- OUTPUT_GAIN = output multiplication factor set in the RESET_DEVICE.OUTPUT_GAIN register (8)

The FDC2212 and FDC2214 sensor frequency f_{SENSORx} can be determined by:

$$f_{\text{SENSORx}} = \frac{\text{CHx_FIN_SEL} \times f_{\text{REFx}} \times \text{DATAx}}{2^{28}}$$
(FDC2212, FDC2214)

where

DATAx = Conversion result from the DATA_CHx register

(9)

9.3.3 Current Drive Control Registers

The registers listed in Table 9 are used to control the sensor drive current. The recommendations listed in the last column of the table should be followed.

Table 9. Current Drive Control Registers

CHANNEL ⁽¹⁾	REGISTER	FIELD [BIT(S)]	VALUE
All	CONFIG, addr 0x1A	SENSOR_ACTIVATE_SEL [11]	Sets current drive for sensor activation. Recommended value is b0 (Full Current mode).
0	CONFIG, addr 0x1A	HIGH_CURRENT_DRV [6]	b0 = normal current drive (1.5 mA) b1 = Increased current drive (> 1.5 mA) for Ch 0 in single channel mode only. Cannot be used in multi-channel mode.
0	DRIVE_CURRENT_CH0, addr 0x1E	CH0_IDRIVE [15:11]	Drive current used during the settling and conversion time for Ch. 0. Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V
1	DRIVE_CURRENT_CH1, addr 0x1F	CH1_IDRIVE [15:11]	Drive current used during the settling and conversion time for Ch. 1. Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V



Table 9. Current Drive Control Registers (continued)

CHANNEL ⁽¹⁾	REGISTER	FIELD [BIT(S)]	VALUE
2	DRIVE_CURRENT_CH2, addr 0x20	CH2_IDRIVE [15:11]	Drive current used during the settling and conversion time for Ch. 2. Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V
3	DRIVE_CURRENT_CH3, addr 0x21	CH3_IDRIVE [15:11]	Drive current used during the settling and conversion time for Ch. 3 . Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V

The CHx_IDRIVE field should be programmed such that the sensor oscillates at an amplitude between 1.2Vpk ($V_{SENSORMIN}$) and 1.8Vpk ($V_{SENSORMAX}$). An IDRIVE value of 0.000 corresponds to 16 μ A, and IDRIVE = b11111 corresponds to 1563 μ A.

A high sensor current drive mode can be enabled to drive sensor coils with > 1.5mA on channel 0, only in single channel mode. This feature can be used when the sensor minimum recommended oscillation amplitude of 1.2V cannot be achieved with the highest DRIVE setting. Set the HIGH_CURRENT_DRV register bit to b1 to enable this mode.

9.3.4 Device Status Registers

The registers listed in Table 10 may be used to read device status.

Table 10. Status Registers

CHANNEL ⁽¹⁾ REGISTER		FIELDS [BIT(S)]	VALUES	
All	STATUS, addr 0x18	12 fields are available that contain various status bits [15:0]	Refer to Register Maps section for a description of the individual status bits.	
All	STATUS_CONFIG, addr 0x19	12 fields are available that are used to configure status reporting [15:0]	Refer to Register Maps section for a description of the individual error configuration bits.	

⁽¹⁾ Channels 2 and 3 are available for FDC2114 and FDC2114 only.

See the STATUS and STATUS_CONFIG register description in the Register Map section. These registers can be configured to trigger an interrupt on the INTB pin for certain events. The following conditions must be met:

- The error or status register must be unmasked by enabling the appropriate register bit in the STATUS_CONFIG register
- 2. The INTB function must be enabled by setting CONFIG.INTB DIS to 0

When a bit field in the STATUS register is set, the entire STATUS register content is held until read or until the DATA CHx register is read. Reading also de-asserts INTB.

Interrupts are cleared by one of the following events:

- 1. Entering Sleep Mode
- 2. Power-on reset (POR)
- 3. Device enters Shutdown Mode (SD is asserted)
- 4. S/W reset
- 5. I2C read of the STATUS register: Reading the STATUS register will clear any error status bit set in STATUS along with the ERR_CHAN field and de-assert INTB

Setting register CONFIG.INTB_DIS to b1 disables the INTB function and holds the INTB pin high.

9.3.5 Input Deglitch Filter

The input deglitch filter suppresses EMI and ringing above the sensor frequency. It does not impact the conversion result as long as its bandwidth is configured to be above the maximum sensor frequency. The input deglitch filter can be configured in MUX_CONFIG.DEGLITCH register field as shown in Table 11. For optimal performance, it is recommended to select the lowest setting that exceeds the sensor oscillation frequency. For example, if the maximum sensor frequency is 2.0 MHz, choose MUX_CONFIG.DEGLITCH = b100 (3.3 MHz).



Table 11. Input Deglitch Filter Register

CHANNEL ⁽¹⁾	MUX_CONFIG.DEGLITCH (addr 0x1B) REGISTER VALUE	DEGLITCH FREQUENCY
ALL	001	1 MHz
ALL	100	3.3 MHz
ALL	101	10 MHz
ALL	011	33 MHz

(1) Channels 2 and 3 are available for FDC2114 / FDC2214 only.

9.4 Device Functional Modes

9.4.1 启动模式

citty an E, 退出睡眠模式通过设置配置。SLEEP_MODE_EN b0。 当FDC权力,它进入睡眠模式和将等待配置 建议配置FDC在睡眠模式。如果 在FDC需要更改设置,返回设备睡眠模式,修改相应的寄存器,然后退出睡眠模式。

9.4.2 正常 (转换) 模式

当在正常(转换)模式下工作时,FDC周期性地采样传感器的频率并生成用于有源信道的采样输出。

9.4.3 睡眠模式

进入睡眠模式通过设置配置。SLEEP MODE EN注册字段为1。在这种模式下,寄存器内容维护。退出睡眠模式,设置配置。 SLEEP MODE EN注册字段为0。在设置CONT.SLIPEPMODEDEN到B0之后,第一个转换的传感器激活将在16384个FIFT时钟 周期之后开始。在睡眠模式下,I2C接口是功能性的,从而可以执行寄存器读写。 在睡眠模式下,不执行转换。此外,进入睡眠 模式将清除任何错误条件,并取消断言ltB引脚。

9.4.4 关机模式

当SD引脚设置为高,FDC将进入关机模式。关机模式是最低的电源状态。为了退出关机模式,将SD引脚设置为低。进入关 机模式将返回所有寄存器到它们的默认状态。

在关闭模式下,不执行转换。此外,进入关机模式将清除任何错误条件和取消断言的ltB引脚。当设备处于关机模式时,不可能通过l2C接 口从设备读取或写入。

9.4.4.1重置

FDC可以通过写入ReSeTyDe.ReStEdVE来重置。转换将停止,所有寄存器值将返回到它们的默认值。该寄存器位在读取时将始终返回0B

9.5 程序设计


FDC设备使用I2C接口访问控制和数据寄存器。


9.5.1 I2C接口规范

FDC使用扩展的I2C启动序列进行寄存器访问。I2C接口的最大速度是400千比特/秒。这个序列遵循标准的I2C 7位从地址,之后是8位指针 寄存器字节来设置寄存器地址。当ADDR引脚设置为低时,FDC I2C地址为0x2A: 当ADDR引脚设置为高时,FDC I2C地址为0x2B。ADDC引 脚在FDC退出关机模式后不得改变状态。



Programming (continued)







www.ti.com.cn

Figure 17. I2C Read Register Sequence

9.6 Register Maps

9.6.1 Register List

Fields indicated with Reserved must be written only with indicated values. Improper device operation may occur otherwise. The R/W column indicates the Read-Write status of the corresponding field. A 'R/W' entry indicates read and write capability, a 'R' indicates read-only, and a 'W' indicates write-only.

Figure 18. Register List

			$\mathcal{C}(\mathcal{Y})$
ADDRESS	NAME	DEFAULT VALUE	DESCRIPTION
0x00	DATA_CH0	0x0000	信道0转换结果和状态(仅FDC2112/FDC2114)
		0x0000	信道6 MSB转换结果和状态(仅FDC2212/FDC2214)
0x01	DATA_LSB_CH0	0x0000 C	信道0LSB转换结果。必须在寄存器地址0x00(仅FDC2212/FDC2214)之后
		45.11	读取
0x02	DATA_CH1	00000x0000	信道 1 转换结果和状态(仅 FDC2112/FDC2114)
		0x0000	信道1 MSB转换结果和状态(仅FDC2212/FDC2214)
0x03	DATA_LSB_CH1	0x0000	信道1 LSB转换结果。必须在寄存器地址0x02(仅FDC2212/FDC2214)之后
			读取
0x04	DATA_CH2	0x0000	信道2转换结果和状态(仅FDC2114)
		0x0000	信道2 MSB转换结果和状态(仅FDC2214)
0x05	DATA_LSB_CH2	0x0000	信道2 LSB转换结果。必须在寄存器地址0x04(仅FDC2214)之后读取
	I .		

ADDRESS	NAME	DEFAULT VALUE	DESCRIPTION		
0x06	DATA_CH3	0x0000	信道 3 转换结果和状态(仅 FDC2114)		
		0x0000	信道 3 MSB 转换结果和状态(仅 FDC2214)		
0x07	DATA_LSB_CH3	0x0000	信道 3 LSB 转换结果。必须在寄存器地址 0x06(仅 FDC2214)之后读取		
0x08	RCOUNT_CH0	0x0080	通道0的参考计数设置		
0x09	RCOUNT_CH1	0x0080	通道1的参考计数设置		
0x0A	RCOUNT_CH2	0x0080	第二频道的参考计数设置(仅 FDC2212,FDC2214)		
0x0B	RCOUNT_CH3	0x0080	通道3的参考计数设置(仅FDC2114/FDC2214)		
0x0C	OFFSET_CH0	0x0000	通道0的偏移值(仅FDC2212,FDC2214)		
0x0D	OFFSET_CH1	0x0000	通道 1 的偏移值(仅 FDC2212,FDC2214)		
0x0E	OFFSET_CH2	0x0000	通道2的偏移值(仅为FDC2114)		
0x0F	OFFSET_CH3	0x0000	通道 3 的偏移值(仅为 FDC2114)		
0x10	SETTLECOUNT_CH0	0x0000	通道0沉降参考计数		
0x11	SETTLECOUNT_CH1	0x0000	通道1沉降参考计数		
0x12	SETTLECOUNT_CH2	0x0000	通道 2 结算参考计数(仅 FDC2212,FDC2214)		
0x13	SETTLECOUNT_CH3	0x0000	通道3结算参考计数(仅FDC2212,FDC2214)		
0x14	CLOCK_DIVIDERS_CH0	0x0000	通道0的基准除法器设置		
0x15	CLOCK_DIVIDERS_CH1	0x0000	通道1的基准除法器设置		
0x16	CLOCK_DIVIDERS_CH2	0x0000	通道 2 的参考除法器设置(仅 FDC2114/FDC2214)		
0x17	CLOCK_DIVIDERS_CH3	0x0000	通道 3 的参考除法器设置(仅 FDC2114/FDC2214)		
0x18	STATUS	0x0000	设备状态报告		
0x19	STATUS_CONFIG	0x0000	设备状态报告配置		
0x1A	CONFIG	0x2801	转换配置		
0x1B	MUX_CONFIG	0x020F	信道复用配置		
0x1C	RESET_DEV	0x0000	复位装置		
0x1E	DRIVE_CURRENT_CH0	0x0000	通道0传感器电流驱动配置		
0x1F	DRIVE_CURRENT_CH1	0x0000	通道1传感器电流驱动配置		
0x20	DRIVE_CURRENT_CH2	0x0000	通道 2 传感器电流驱动配置(仅 FDC2212,FDC2214)		
0x21	DRIVE_CURRENT_CH3	0x0000	通道 3 传感器电流驱动配置(仅 FDC2212,FDC2214)		

FDC2212, FDC2214, FDC2112, FDC2114

212,10	OZZ 1 1 , 1	DOZI	12,1 6	02117	
ZHCSDX	2A – JUNE 2	2015-RE	VISED J	UNE 2015	

www.ti.com.ci	n		ZHCSDX2A – JUNE 2015 – REVISED JUNE 2015
0x7E	MANUFACTURER_ID	0x5449	制造商身份证
0x7F	DEVICE_ID	0x3054	设备标识(仅 FDC2212, FDC2214)
		0x3055	设备ID(仅FDC2212,FDC2214)

9.6.2 Address 0x00, DATA_CH0

Figure 19. Address 0x00, DATA_CH0




Table 12. Address 0x00, DATA_CH0 Field Descriptions

Bit	Field	Туре	Reset	Description	
15:14	RESERVED CTO	₹	00	Reserved.	
13	CH0_ERR_WD	R	0	Channel 0 Conversion Watchdog Timeout Error Flag. Cleared by reading the bit.	
12	CH0_ERR_AW	R	0	Channel 0 Amplitude Warning. Cleared by reading the bit.	
11:0	11:0 DATA0 (FDC2112 / FDC2114 only)		0000 0000	Channel 0 Conversion Result	
	DATA0[27:16] (FDC2212 / FDC2214 only)		0000		



9.6.3 Address 0x01, DATA_LSB_CH0 (FDC2212 / FDC2214 only)

Figure 20. Address 0x01, DATA_LSB_CH0

15	14	13	12	11	10	9	8		
DATA0									
7	6	5	4	3	2	1	0		
DATA0									

Table 13. Address 0x01, DATA_CH0 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	DATA0[15:0]	R	0000 0000	Channel Conversion Result

9.6.4 Address 0x02, DATA_CH1

H1 Cirtt to OVER 11 Cirt to Over 11 Circ t

15	14	13	12	11	10	9	8			
RESERVED		CH1_ERR_WD	CH1_ERR_AW		DAT	A1				
7	6	5	4	3	2	1	0			
	DATA1									

Table 14. Address 0x02, DATA_CH1 Field Descriptions

Bit	Field	Туре	Reset	Description	
15:14	RESERVED	R	00	Reserved.	
13	CH1_ERR_WD	R	0 Channel 1 Conversion Watchdog Timeout Error Flag. Clear reading the bit.		
12	CH1_ERR_AW	R	0	Channel 1 Amplitude Warning. Cleared by reading the bit.	
11:0	DATA1 (FDC2112 / FDC2114 only)	R	0000 0000	Channel 1 Conversion Result	
	DATA1[27:16] (FDC2212 / FDC2214 only)		0000		

9.6.5 Address 0x03, DATA_LSB_CH1 (FDC2212 / FDC2214 only)

Figure 22. Address 0x03, DATA_LSB_CH1

15	14	13	12	11	10	9	8	
DATA1								
7	6	5	4	3	2	1	0	
DATA1								

Table 15. Address 0x03, DATA_CH1 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	DATA1[15:0]	R	0000 0000 0000	Channel 1 Conversion Result

9.6.6 Address 0x04, DATA_CH2 (FDC2114, FDC2214 only)

Figure 23. Address 0x04, DATA_CH2

15	14	13	12	11	10	9	8
RESE	RVED	CH2_ERR_WD	CH2_ERR_AW		DAT	A2	
7	6	5	4	3	2	1	0
			DAT	-A2			



Table 16. Address 0x04, DATA_CH2 Field Descriptions

Bit	Field	Туре	Reset	Description				
15:14	RESERVED	R	00	Reserved.				
13	CH2_ERR_WD	R 0 Channel 2 Conversion Watchdog Timeout reading the bit.		Channel 2 Conversion Watchdog Timeout Error Flag. Cleared by reading the bit.				
12	2 CH2_ERR_AW R 0 Channel 2 Amplitude V		Channel 2 Amplitude Warning. Cleared by reading the bit.					
11:0	DATA2 (FDC2112 / FDC2114 only)	R	0000 0000	Channel 2 Conversion Result				
	DATA2[27:16] (FDC2212 / FDC2214 only)			-1				
PDC2214 only) 9.6.7 Address 0x05, DATA_LSB_CH2 (FDC2214 only) Figure 24 Address 0x05 DATA_LSB_CH2								

9.6.7 Address 0x05, DATA_LSB_CH2 (FDC2214 only)

Figure 24. Address 2005, DATA_LSB_CH2

15	14	13	C ₁₂	11	10	9	8			
		L+t05.	DA	TA2						
		Mer								
7	6	5	4	3	2	1	0			
	DATA2									

Table 17. Address 0x05, DATA_CH2 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	DATA2[15:0]	R	0000 0000 0000	Channel 2 Conversion Result

9.6.8 Address 0x06, DATA_CH3 (FDC2114, FDC2214 only)

Figure 25. Address 0x06, DATA_CH3

15	14	13	12	11	10	9	8			
RESERVED CH3_ERR_WD CH3_ERR_AW		DATA3								
7	6	5	4	3	2	1	0			
	DATA3									

Table 18. Address 0x06, DATA_CH3 Field Descriptions

Bit	Field	Туре	Reset	Description
15:14	RESERVED	R	00	Reserved.
13	CH3_ERR_WD	R	0	Channel 3 Conversion Watchdog Timeout Error Flag. Cleared by reading the bit.
12	CH3_ERR_AW	R	0	Channel 3 Amplitude Warning. Cleared by reading the bit.
11:0	DATA3 (FDC2112 / FDC2114 only)	R	0000 0000	Channel 3 Conversion Result
	DATA3[27:16] (FDC2212 / FDC2214 only)		0000	

9.6.9 Address 0x07, DATA_LSB_CH3 (FDC2214 only)

Figure 26. Address 0x07, DATA_LSB_CH3

15	14	13	12	11	10	9	8		
DATA3									
7 6 5 4 3 2 1 0									
DATA3									



Table 19. Address 0x07, DATA_CH3 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	DATA3[15:0]	R	0000 0000 0000	Channel 3 Conversion Result

9.6.10 Address 0x08, RCOUNT_CH0

Figure 27. Address 0x08, RCOUNT_CH0

15	14	13	12	11	10	9	8				
	CH0_RCOUNT CONT										
7	7 6 5 4 003 2 1 0										
	, AHO ROUNT										

Table 20 Address 0x08, RCOUNT_CH0 Field Descriptions

Bit	Field	Туре	Reset	Description		
15:0	CH0_RCOUNT	R/W				

9.6.11 Address 0x09, RCOUNT_CH1

Figure 28. Address 0x09, RCOUNT_CH1

15	14	13	12	11	10	9	8				
CH1_RCOUNT											
7 6 5 4 3 2 1 0											
	CH1_RCOUNT										

Table 21. Address 0x09, RCOUNT_CH1 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH1_RCOUNT	R/W	0000 0000 1000 0000	Channel 1 Reference Count Conversion Interval Time 0x0000-0x00FF: Reserved 0x0100-0xFFFF: Conversion Time (t _{C1})= (CH1_RCOUNT ₁ 16)/f _{REF1}

9.6.12 Address 0x0A, RCOUNT_CH2 (FDC2114, FDC2214 only)

Figure 29. Address 0x0A, RCOUNT_CH2

15	14	13	12	11	10	9	8			
CH2_RCOUNT										
7	6	5	4	3	2	1	0			
	CH2_RCOUNT									

Table 22. Address 0x0A, RCOUNT_CH2 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH2_RCOUNT	R/W	0000 0000 1000 0000	Channel 2 Reference Count Conversion Interval Time 0x0000-0x00FF: Reserved 0x0100-0xFFFF: Conversion Time (t _{C2})= (CH2_RCOUNT·16)/f _{REF2}



9.6.13 Address 0x0B, RCOUNT_CH3 (FDC2114, FDC2214 only)

Figure 30. Address 0x0B, RCOUNT_CH3

15	14	13	12	11	10	9	8			
CH3_RCOUNT										
7 6 5 4 3 2 1 0										
CH3_RCOUNT										

Table 23. Address 0x0B, RCOUNT_CH3 Field Descriptions

Bit	Field	Туре	Reset	Description				
15:0	CH3_RCOUNT	RW		Ontime 3 Reference Count Conversion Interval Time 0x0000-0x00FF: Reserved 0x0100-0xFFFF: Conversion Time (t _{C3})= (CH3_RCOUNT ¹ 16)/f _{REF3}				

9.6.14 Address 0x0C, OFFSET (FDC21112 / FDC2114 only)

Figure 31. Address 0x0C, CH0_OFFSET

15	14	13	12	11	10	9	8			
CH0_OFFSET										
7	7 6 5 4 3 2 1 0									
	CH0_OFFSET									

Table 24. CH0_OFFSET Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH0_OFFSET	R/W		Channel 0 Conversion Offset. $f_{OFFSET_0} = (CH0_OFFSET/2^{16})*f_{REF0}$

9.6.15 Address 0x0D, OFFSET_CH1 (FDC21112 / FDC2114 only)

Figure 32. Address 0x0D, OFFSET_CH1

15	14	13	12	11	10	9	8				
CH1_OFFSET											
7 6 5 4 3 2 1 0											
	CH1_OFFSET										

Table 25. Address 0x0D, OFFSET_CH1 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH1_OFFSET	RW	0000 0000 0000 0000	Channel 1 Conversion Offset. $f_{OFFSET_1} = (CH1_OFFSET/2^{16})*f_{REF1}$

9.6.16 Address 0x0E, OFFSET_CH2 (FDC2114 only)

Figure 33. Address 0x0E, OFFSET_CH2

15	14	13	12	11	10	9	8			
CH2_OFFSET										
7	7 6 5 4 3 2 1 0									
	CH2_OFFSET									



Table 26. Address 0x0E, OFFSET_CH2 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH2_OFFSET	R/W	0000 0000 0000 0000	Channel 2 Conversion Offset. $f_{OFFSET_2} = (CH2_OFFSET/2^{16})*f_{REF2}$

9.6.17 Address 0x0F, OFFSET_CH3 (FDC2114 only)

Figure 34. Address 0x0F, OFFSET_CH3

15	14	13	12	11	10	9	8				
CH3_OFFSET COTT											
7	7 6 5 4 600										
7 6 5 4 00-3 2 1 0											
CHACH SOFFSET											

Table 27 Address 0x0F, OFFSET_CH3 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH3_OFFSET	R/W		Channel 3 Conversion Offset. f _{OFFSET_3} = (CH3_OFFSET/2 ¹⁶)*f _{REF3}

9.6.18 Address 0x10, SETTLECOUNT_CH0

Figure 35. Address 0x10, SETTLECOUNT_CH0

15	14	13	12	11	10	9	8			
	CH0_SETTLECOUNT									
7	7 6 5 4 3 2 1 0									
CH0_SETTLECOUNT										

Table 28. Address 0x11, SETTLECOUNT_CH0 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH0_SETTLECOUNT	RW	0000 0000	Channel 0 Conversion Settling The FDC will use this settling time to allow the LC sensor to stabilize before initiation of a conversion on Channel 0. If the amplitude has not settled prior to the conversion start, an Amplitude warning will be generated if reporting of this type of warning is enabled. b0000 0000 0000 0000: Settle Time $(t_{S0}) = 32 \div f_{REF0}$ b0000 0000 0000 0001: Settle Time $(t_{S0}) = 32 \div f_{REF0}$ b0000 0000 0000 0010 - b1111 1111 1111

9.6.19 Address 0x11, SETTLECOUNT_CH1

Figure 36. Address 0x11, SETTLECOUNT_CH1

15	14	13	12	11	10	9	8			
	CH1_SETTLECOUNT									
7	7 6 5 4 3 2 1 0									
	CH1_SETTLECOUNT									



Table 29. Address 0x12, SETTLECOUNT_CH1 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH1_SETTLECOUNT	RW	0000 0000	Channel 1 Conversion Settling The FDC will use this settling time to allow the LC sensor to stabilize before initiation of a conversion on a Channel 1. If the amplitude has not settled prior to the conversion start, an Amplitude warning will be generated if reporting of this type of warning is enabled. b0000 0000 0000 0000: Settle Time (t_{S1}) = $32 \div f_{REF1}$ b0000 0000 0000 0001: Settle Time (t_{S1}) = $32 \div f_{REF1}$ b0000 0000 0000 0001: Settle Time (t_{S1}) = $32 \div f_{REF1}$ b0000 0000 0000 0001: Settle Time (t_{S1}) = $32 \div f_{REF1}$ b0000 0000 0000 0001: Settle Time (t_{S1}) = $32 \div f_{REF1}$

9.6.20 Address 0x12, SETTLECOUNT_CH2 (FDC2174) FDC2214 only)

Figure 37, Address 0x12, SETTLECOUNT_CH2

15	14	13	12	11	10	9	8		
			CH2_SETT	LECOUNT					
7	6	5	4	3	2	1	0		
CH2_SETTLECOUNT									

Table 30. Address 0x12, SETTLECOUNT_CH2 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH2_SETTLECOUNT	RW		Channel 2 Conversion Settling The FDC will use this settling time to allow the LC sensor to stabilize before initiation of a conversion on Channel 2. If the amplitude has not settled prior to the conversion start, an Amplitude warning will be generated if reporting of this type of warning is enabled. b0000 0000 0000 0000: Settle Time (t_{S2})= $32 \div f_{REF2}$ b0000 0000 0000 0001: Settle Time (t_{S2})= $32 \div f_{REF2}$ b0000 0000 0000 0010 - b1111 1111 1111

9.6.21 Address 0x13, SETTLECOUNT_CH3 (FDC2114, FDC2214 only)

Figure 38. Address 0x13, SETTLECOUNT_CH3

15	14	13	12	11	10	9	8			
CH3_SETTLECOUNT										
7	7 6 5 4 3 2 1 0									
CH3_SETTLECOUNT										

Table 31. Address 0x13, SETTLECOUNT_CH3 Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CH3_SETTLECOUNT	RW		Channel 3 Conversion Settling The FDC will use this settling time to allow the LC sensor to stabilize before initiation of a conversion on Channel 3. If the amplitude has not settled prior to the conversion start, an Amplitude warning will be generated if reporting of this type of warning is enabled b0000 0000 0000 0000: Settle Time (t_{S3})= $32 \div f_{REF3}$ b0000 0000 0000 0001: Settle Time (t_{S3})= $32 \div f_{REF3}$ b0000 0000 0000 0010 - b1111 1111 1111



9.6.22 Address 0x14, CLOCK_DIVIDERS_CH0

Figure 39. Address 0x14, CLOCK_DIVIDERS_CH0

15	14	13 12		11	10	9	8		
RESE	RESERVED CH0_FIN_SEL		RESERVED		CH0_FREF_DIVIDER				
7	7 6 5 4 3 2 1 0								
CH0_FREF_DIVIDER									

Table 32. Address 0x14, CLOCK_DIVIDERS_CH0 Field Descriptions

Bit	Field	Туре	Reset	Description
15:14	RESERVED	R/W	00	Reserved. Set to b00.
13:12	CHO_FIN_SEL http	Frw Riw	t%.ta0	Channel 0 Sensor frequency select for differential sensor configuration: b01: divide by 1. Choose for sensor frequencies between 0.01MHz and 8.75MHz b10: divide by 2. Choose for sensor frequencies between 5MHz and 10MHz for single-ended sensor configuration: b10: divide by 2. Choose for sensor frequencies between 0.01MHz and 10MHz
11:10	RESERVED	R/W	00	Reserved. Set to b00.
9:0	CH0_FREF_DIVIDER	RW	00 0000 0000	Channel 0 Reference Divider Sets the divider for Channel 0 reference. Use this to scale the maximum conversion frequency. b00'0000'0000: Reserved. Do not use. CH0_FREF_DIVIDER≥b00'0000'0001: f _{REF0} = f _{CLK} /CH0_FREF_DIVIDER

9.6.23 Address 0x15, CLOCK_DIVIDERS_CH1

Figure 40. Address 0x15, CLOCK_DIVIDERS_CH1

15	14	13	12	11	10	9	8			
RESEI	RESERVED CH1_FIN_SEL		RESE	RVED	CH1_FREF_DIVIDER					
7	6	5	1	3	2	1	0			
,	2	<u>'</u>	U							
	CH1_FREF_DIVIDER									

Table 33. Address 0x15, CLOCK_DIVIDERS_CH1 Field Descriptions

Bit	Field	Туре	Reset	Description
15:14	RESERVED	R/W	00	Reserved. Set to b00.
13:12	CH1_FIN_SEL	R/W	0000	Channel 1 Sensor frequency select for differential sensor configuration: b01: divide by 1. Choose for sensor frequencies between 0.01MHz and 8.75MHz b10: divide by 2. Choose for sensor frequencies between 5MHz and 10MHz for single-ended sensor configuration: b10: divide by 2. Choose for sensor frequencies between 0.01MHz and 10MHz
11:10	RESERVED	R/W	00	Reserved. Set to b00.
9:0	CH1_FREF_DIVIDER	RW	00 0000 0000	Channel 1 Reference Divider Sets the divider for Channel 1 reference. Use this to scale the maximum conversion frequency. b00'0000'0000: Reserved. Do not use. CH1_FREF_DIVIDER≥ b00'0000'0001: f _{REF1} = f _{CLV} /CH1_FREF_DIVIDER



9.6.24 Address 0x16, CLOCK_DIVIDERS_CH2 (FDC2114, FDC2214 only)

Figure 41. Address 0x16, CLOCK_DIVIDERS_CH2

15	14	13	12	11	10	9	8		
RESE	RESERVED CH2_FIN_SEL		RESERVED		CH2_FREF_DIVIDER				
7	6	5 4		3	2	1	0		
	CH2_FREF_DIVIDER								

Table 34. Address 0x16, CLOCK_DIVIDERS_CH2 Field Descriptions

Bit	Field	Туре	Reset	Description (1)
15:14	RESERVED	R/W	00	Reserved. Set to b00.
13:12	CH2_FIN_SEL	RW B: CiV	Hi.	Channel 2 Sensor frequency select for differential sensor configuration: b01: divide by 1. Choose for sensor frequencies between 0.01MHz and 8.75MHz b10: divide by 2. Choose for sensor frequencies between 5MHz and 10MHz for single-ended sensor configuration: b10: divide by 2. Choose for sensor frequencies between 0.01MHz and 10MHz
11:10	RESERVED	RW	00	Reserved. Set to b00.
9:0	CH2_FREF_DIVIDER	RW	00 0000 0000	Channel 2 Reference Divider Sets the divider for Channel 2 reference. Use this to scale the maximum conversion frequency. b00'0000'0000: Reserved. Do not use. $ \text{CH2_FREF_DIVIDER} \geq \text{b00'0000'0001:} f_{\text{REF2}} = f_{\text{CLK}}/\text{CH2_FREF_DIVIDER} $

9.6.25 Address 0x17, CLOCK_DIVIDERS_CH3 (FDC2114, FDC2214 only)

Figure 42. Address 0x17, CLOCK_DIVIDERS_CH3

15	14	13	12	11	10	9	8		
RESE	RESERVED CH3_FIN_SEL		RESERVED		CH3_FREF_DIVIDER				
7	6	5	4	3	2	1	0		
	CH3_FREF_DIVIDER								

Table 35. Address 0x17, CLOCK_DIVIDERS_CH3

Bit	Field	Туре	Reset	Description
15:14	RESERVED	R/W	00	Reserved. Set to b00.
13:12	CH3_FIN_SEL	R/W	0000	Channel 3 Sensor frequency select for differential sensor configuration: b01: divide by 1. Choose for sensor frequencies between 0.01MHz and 8.75MHz b10: divide by 2. Choose for sensor frequencies between 5MHz and 10MHz for single-ended sensor configuration: b10: divide by 2. Choose for sensor frequencies between 0.01MHz and 10MHz
11:10	RESERVED	R/W	00	Reserved. Set to b00.
9:0	CH3_FREF_DIVIDER	R/W	00 0000 0000	Channel 3 Reference Divider Sets the divider for Channel 3 reference. Use this to scale the maximum conversion frequency. b00'0000'0000: reserved CH3_FREF_DIVIDER ≥ b00'0000'0001: f _{REF3} = f _{CLK} /CH3_FREF_DIVIDER



9.6.26 Address 0x18, STATUS

Figure 43. Address 0x18, STATUS

15	14	13	12	11	10	9	8
ERR_CHAN RESERV		RVED	ERR_WD		RESERVED		
7	6	5	4	3	2	1	0
RESERVED	DRDY	RESERVED		CH0_UNREA DCONV	CH1_ UNREADCONV	CH2_ UNREADCONV	CH3_ UNREADCONV

Table 36. Address 0x18, STATUS Field Descriptions

	Table 30. Address 0x16, STATOS Field destriptions									
Bit	Field	Туре	Reset	Description						
15:14	http	8: <i>Ċ</i> \\	Reset 00 tao	Error Channel Indicates which channel has generated a Flag or Error. Once flagged, any reported error is latched and maintained until either the STATUS register or the DATA_CHx register corresponding to the Error Channel is read. b00: Channel 0 is source of flag or error. b01: Channel 1 is source of flag or error. b10: Channel 2 is source of flag or error (FDC2114, FDC2214 only). b11: Channel 3 is source of flag or error (FDC2114, FDC2214 only).						
13:12	RESERVED	R	00	Reserved						
11	ERR_WD	R	0	Watchdog Timeout Error b0: No Watchdog Timeout error was recorded since the last read of the STATUS register. b1: An active channel has generated a Watchdog Timeout error. Refer to STATUS.ERR_CHAN field to determine which channel is the source of this error.						
10	ERR_AHW	R	0	Amplitude High Warning b0: No Amplitude High warning was recorded since the last read of the STATUS register. b1: An active channel has generated an Amplitude High warning. Refer to STATUS.ERR_CHAN field to determine which channel is the source of this warning.						
9	ERR_ALW	R	0	Amplitude Low Warning b0: No Amplitude Low warning was recorded since the last read of the STATUS register. b1: An active channel has generated an Amplitude Low warning. Refer to STATUS.ERR_CHAN field to determine which channel is the source of this warning.						
8:7	RESERVED	R	00	Reserved						
6	DRDY	R	0	Data Ready Flag. b0: No new conversion result was recorded in the STATUS register. b1: A new conversion result is ready. When in Single Channel Conversion, this indicates a single conversion is available. When in sequential mode, this indicates that a new conversion result for all active channels is now available.						
3	CH0_UNREADCONV	R	0	Channel 0 Unread Conversion b0: No unread conversion is present for Channel 0. b1: An unread conversion is present for Channel 0. Read Register DATA_CH0 to retrieve conversion results.						
2	CH1_UNREADCONV	R	0	Channel 1 Unread Conversion b0: No unread conversion is present for Channel 1. b1: An unread conversion is present for Channel 1. Read Register DATA_CH1 to retrieve conversion results.						
1	CH2_UNREADCONV	R	0	Channel 2 Unread Conversion b0: No unread conversion is present for Channel 2. b1: An unread conversion is present for Channel 2. Read Register DATA_CH2 to retrieve conversion results (FDC2114, FDC2214 only)						



Table 36. Address 0x18, STATUS Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	CH3_UNREADCONV	R	0	Channel 3 Unread Conversion b0: No unread conversion is present for Channel 3. b1: An unread conversion is present for Channel 3. Read Register DATA_CH3 to retrieve conversion results (FDC2114, FDC2214 only)

9.6.27 Address 0x19, ERROR_CONFIG

Figure 44. Address 0x19, ERROR CONFIG




Table 37. Address 0x19, ERROR_CONFIG

Bit	Field	Туре	Reset	Description
15:14	RESERVED	R/W	00	Reserved (set to b000)
13	WD_ ERR2OUT	RW	0	Watchdog Timeout Error to Output Register b0: Do not report Watchdog Timeout errors in the DATA_CHx registers. b1: Report Watchdog Timeout errors in the DATA_CHx.CHx_ERR_WD register field corresponding to the channel that generated the error.
12	AH_WARN2OUT	R/W	0	Amplitude High Warning to Output Register b0:Do not report Amplitude High warnings in the DATA_CHx registers. b1: Report Amplitude High warnings in the DATA_CHx.CHx_ERR_AW register field corresponding to the channel that generated the warning.
11	AL_WARN2OUT	RW	0	Amplitude Low Warning to Output Register b0: Do not report Amplitude Low warnings in the DATA_CHx registers. b1: Report Amplitude High warnings in the DATA_CHx.CHx_ERR_AW register field corresponding to the channel that generated the warning.
10:6	RESERVED	R/W	0 0000	Reserved (set to b0 0000)
5	WD_ERR2INT	R/W	0	Watchdog Timeout Error to INTB b0: Do not report Under-range errors by asserting INTB pin and STATUS register. b1: Report Watchdog Timeout errors by asserting INTB pin and updating STATUS.ERR_WD register field.
4:1	Reserved	R/W	0000	Reserved (set to b000)
0	DRDY_2INT	RW	0	Data Ready Flag to INTB b0: Do not report Data Ready Flag by asserting INTB pin and STATUS register. b1: Report Data Ready Flag by asserting INTB pin and updating STATUS. DRDY register field.

9.6.28 Address 0x1A, CONFIG

Figure 45. Address 0x1A, CONFIG

Ī	15	14	13	12	11	10	9	8
	ACTIVE	ACTIVE_CHAN		RESERVED	SENSOR_ACTI VATE_SEL	RESERVED	REF_CLK_SR C	RESERVED
	7	6	5	4	3	2	1	0



INTB_DIS	HIGH_CURRE	RESERVED
	NT_DRV	

Table 38. Address 0x1A, CONFIG Field Descriptions

Bit	Field	Туре	Reset	Description
15:14	ACTIVE_CHAN	R/W	00	Active Channel Selection Selects channel for continuous conversions when MUX_CONFIG.SEQUENTIAL is 0. b00: Perform continuous conversions on Channel 0 b01: Perform continuous conversions on Channel 1 b10: Perform continuous conversions on Channel 2 (FDC2114, FDC2214 only) b11: Perform continuous conversions on Channel 3 (FDC2114, FDC2214 only)
13	SLEEP_MODE_EN	RW C. CiV	tt.ta0	Beep Mode Enable Enter or exit low power Sleep Mode. b0: Device is active. b1: Device is in Sleep Mode.
12	RESERVED http	RW	0	Reserved. Set to b1.
11	SENSOR_ACTIVATE_SEL	R/W	1	Sensor Activation Mode Selection. Set the mode for sensor initialization. b0: Full Current Activation Mode – the FDC will drive maximum sensor current for a shorter sensor activation time. b1: Low Power Activation Mode – the FDC uses the value programmed in DRIVE_CURRENT_CHx during sensor activation to minimize power consumption.
10	RESERVED	R/W	0	Reserved. Set to b1.
9	REF_CLK_SRC	R/W	0	Select Reference Frequency Source b0: Use Internal oscillator as reference frequency b1: Reference frequency is provided from CLKIN pin.
8	RESERVED	RW	0	Reserved. Set to b0.
7	INTB_DIS	R/W	0	INTB Disable b0: INTB pin will be asserted when status register updates. b1: INTB pin will not be asserted when status register updates
6	HIGH_CURRENT_DRV	R/W	0	High Current Sensor Drive bo: The FDC will drive all channels with normal sensor current (1.5mA max). b1: The FDC will drive channel 0 with current >1.5mA. This mode is not supported if AUTOSCAN_EN = b1 (multi-channel mode)
5:0	RESERVED	R/W	00 0001	Reserved Set to b00'0001

9.6.29 Address 0x1B, MUX_CONFIG

Figure 46. Address 0x1B, MUX_CONFIG

15	14	13	12	11	10	9	8	
AUTOSCAN_E N	RR_SEQUENCE		RESERVED					
7	6	5	4	3	2	1	0	
		RESERVED				DEGLITCH	·	

Table 39. Address 0x1B, MUX_CONFIG Field Descriptions

Bit	Field	Туре	Reset	Description
15	AUTOSCAN_EN	RW	0	Auto-Scan Mode Enable b0: Continuous conversion on the single channel selected by CONFIG.ACTIVE_CHAN register field. b1: Auto-Scan conversions as selected by MUX_CONFIG.RR_SEQUENCE register field.



Table 39. Address 0x1B, MUX_CONFIG Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
14:13	RR_SEQUENCE	R/W	00	Auto-Scan Sequence Configuration Configure multiplexing channel sequence. The FDC will perform a single conversion on each channel in the sequence selected, and then restart the sequence continuously. b00: Ch0, Ch1 b01: Ch0, Ch1, Ch2 (FDC2114, FDC2214 only) b10: Ch0, Ch1, Ch2, Ch3 (FDC2114, FDC2214 only) b11: Ch0, Ch1
12:3	RESERVED	R/W	00 0100 0001	Reserved. Must be set to 00 0100 0001
2:0	DEGLITCH	e://ci/	111 tt.ta0	Input degitich filter bandwidth. Select the lowest setting that exceeds the oscillation tank oscillation frequency. b001: 1MHz b100: 3.3MHz b101: 10MHz b111: 33MHz

9.6.30 Address 0x1C, RESET_DEV

Figure 47. Address 0x1C, RESET_DEV

15	14	13	12	11	10	9	8
RESET_DEV	RESERVED				OUTPUT	_GAIN	RESERVED
7	6	5	4	3	2	1	0
	RESERVED						

Table 40. Address 0x1C, RESET_DEV Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESET_DEV	RW	0	Device Reset Write b1 to reset the device. Will always readback 0.
14:11	RESERVED	RW	0000	Reserved. Set to b0000
10:9	OUTPUT_GAIN	RW	00	Output gain control (FDC2112, FDC2114 only) 00: Gain =1 (0 bits shift) 01: Gain = 4 (2 bits shift) 10: Gain = 8 (3 bits shift) 11: Gain = 16 (4 bits shift)
8:0	RESERVED	R/W	0 0000 0000	Reserved, Set to b0 0000 0000

9.6.31 Address 0x1E, DRIVE_CURRENT_CH0

Figure 48. Address 0x1E, DRIVE_CURRENT_CH0

15	14	13	12	11	10	9	8
		CH0_IDRIVE		RESERVED			
7	7 6 5 4 3 2 1						0
	RESERVED						



Table 41. Address 0x1E, DRIVE_CURRENT_CH0 Field Descriptions

Bit	Field	Туре	Reset	Description
15:11	http://www.	RW	00000 tt.tao	Channel 0 Sensor drive current This field defines the Drive Current used during the settling + conversion time of Channel 0 sensor clock. Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V 00000: 0.016mA 00001: 0.018mA 00010: 0.021mA 00010: 0.021mA 00101: 0.025mA 00101: 0.03mA 00101: 0.03mA 00101: 0.03mA 00101: 0.03mA 01011: 0.044mA 01000: 0.052mA 01011: 0.060mA 01010: 0.069mA 01011: 0.081mA 01110: 0.126mA 01111: 0.146mA 11000: 0.126mA 01111: 0.146mA 10000: 0.169mA 10010: 0.228mA 10011: 0.264mA 10010: 0.356mA 10110: 0.356mA 10110: 0.413mA 10111: 0.479mA 11100: 0.644mA 11100: 0.644mA 11101: 0.644mA 11101: 0.747mA 11101: 0.867mA 11101: 1.354mA 11111: 1.354mA 11111: 1.354mA
10:0	RESERVED	-	000 0000	Reserved

9.6.32 Address 0x1F, DRIVE_CURRENT_CH1

Figure 49. Address 0x1F, DRIVE_CURRENT_CH1




Table 42. Address 0x1F, DRIVE_CURRENT_CH1 Field Descriptions

Bit	Field	Туре	Reset	Description
15:11	CH1_IDRIVE	R/W	0000 O	Channel 1 Sensor drive current This field defines the Drive Current used during the settling + conversion time of Channel 1 sensor clock. Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V 00000: 0.016mA 00001: 0.018mA 00010: 0.021mA 11111: 1.571mA
10:0	RESERVED	-	000 0000 0000	Reserved



9.6.33 Address 0x20, DRIVE_CURRENT_CH2 (FDC2114 / FDC2214 only)

Figure 50. Address 0x20, DRIVE_CURRENT_CH2

15	14	13	12	11	10	9	8
		CH2_IDRIVE		RESERVED			
7	6 5 4 3 2 1						0
	RESERVED						

Table 43. Address 0x20, DRIVE_CURRENT_CH2 Field Descriptions

				(1)
Bit	Field	Туре	Reset	Description
15:11	CH2_IDRIVE	RW S: CiV	0000 0 tt.tao	Channel 2 Sensor drive current This field defines the Drive Current to be used during the settling + conversion time of Channel 2 sensor clock. Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V 00000: 0.016mA 00001: 0.018mA 00010: 0.021mA 11111: 1.571mA
10:0	RESERVED	_	000 0000 0000	Reserved

9.6.34 Address 0x21, DRIVE_CURRENT_CH3 (FDC2114 / FDC2214 only)

Figure 51. Address 0x21, DRIVE_CURRENT_CH3

15	14	13	12	11	10	9	8
		CH3_IDRIVE		RESERVED			
7	6	5	2	1	0		
	RESERVED						

Table 44. DRIVE_CURRENT_CH3 Field Descriptions

Bit	Field	Туре	Reset	Description
15:11	CH3_IDRIVE	R/W	0000 0	Channel 3 Sensor drive current This field defines the Drive Current to be used during the settling + conversion time of Channel 3 sensor clock. Set such that 1.2V ≤ sensor oscillation amplitude (pk) ≤ 1.8V 00000: 0.016mA 00001: 0.018mA 00010: 0.021mA 11111: 1.571mA
10:0	RESERVED	_	000 0000 0000	Reserved

9.6.35 Address 0x7E, MANUFACTURER_ID

Figure 52. Address 0x7E, MANUFACTURER_ID

15	14	13	12	11	10	9	8
			MANUFAC	TURER_ID			
7	6	5	4	3	2	1	0
			MANUFAC	TURER ID			



Table 45. Address 0x7E, MANUFACTURER_ID Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	MANUFACTURER_ID	R	0101 0100 0100 1001	Manufacturer ID = 0x5449

9.6.36 Address 0x7F, DEVICE_ID

Figure 53. Address 0x7F, DEVICE_ID




Table 46. Address 0x7F, CEVICE_ID Field Descriptions

Bit	Field	T,ypeC\\	Reset	Description
7:0	DEVICE_ID http	O. T.	0011 0000 0101 0100	Device ID 0x3054 (FDC2112, FDC2114 only) 0x3055 (FDC2212, FDC2214 only)



10 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Sensor Configuration

The FDC supports two sensor configurations. Both configurations use an LC tank to set the frequency of oscillation. A typical choice is an 18 µH shielded SMD reductor in parallel with a 33 pF capacitor, which result in a 6.5 MHz oscillation frequency. In the single-enged configuration in Figure 54, a conductive plate is connected INOA. Together with a target object, the Goductive plate forms a variable capacitor.



Copyright © 2016, Texas Instruments Incorporated

Figure 54. Single-ended Sensor Configuration

In the differential sensor configuration in Figure 55, one conductive plate is connected to INOA, and a second conductive plate is connected to IN0B. Together, they form a variable capacitor. When using an single-ended sensor configuration, set CHx_FIN_SEL to b10 (divide by 2).




Figure 55. Differential Sensor Configuration

The single-ended configuration allows higher sensing range than the differential configuration for a given total sensor plate area. In applications in which high sensitivity at close proximity is desired, the differential configuration performs better than the single-ended configuration.

10.1.2 Shield

in order to minimize interference from external objects, some applications require an additional plate which acts as a shield. The shield can either be:

actively driven shield: The shield is a buffered signal of the INxA pin. The signal is buffered by an external amplifier with a gain of 1.



Application Information (continued)

 passive shield: The shield is connected to GND. Adding a passive shield decreases sensitivity of the sensor, but is dependent on the distance between the distance between the sensing plate and the shield. The distance between the sensing plate and the shield should be adjusted to achieve the required sensitivity

10.2 Typical Application

The FDC can be used to measure liquid level in non-conductive containers. Due to its very high excitation rate capability, it is able to measure soapy water, ink, soap, and other conductive liquids. Capacitive sensors can be attached to the outside of the container or be located remotely from the container, allowing for contactless measurements.

The working principle is based on a ratiometric measurement; Figure 56 shows a possible system implementation which uses three electrodes. The Level electrode provides a capacitance value proportional to the liquid level. The Reference Environmental electrode and the Reference Liquid electrode are used as references. The Reference Liquid electrode accounts for the liquid dielectric constant and its variation, while the Reference Environmental electrode is used to compensate for any other environmental variations that are not due to the liquid itself. Note that the Reference Environmental electrode and the Reference Liquid electrode are the same physical size (hREF).

For this application, single-ended measurements on the active channels are appropriate, as the tank is grounded. Use to determine the liquid level from the measured capacitances:

$$Level = h_{ref} \frac{C_{Lev} - C_{Lev}(0)}{C_{RL} - C_{RE}}$$

where

- CRE is the capacitance of the Reference Environmental electrode,
- C_{RL} is the capacitance of the Reference Liquid electrode,
- C_{Lev} is the current value of the capacitance measured at the Level electrode sensor,
- C_{Lev}(0) is the capacitance of the Level electrode when the container is empty, and
- h_{REF} is the height in the desired units of the Container or Liquid Reference electrodes.

The ratio between the capacitance of the level and the reference electrodes allows simple calculation of the liquid level inside the container itself. Very high sensitivity values (that is, many LSB/mm) can be obtained due to the high resolution of the FDC2x1x, even when the sensors are located remotely from the container. Note that this approach assumes that the container has a uniform cross section from top to bottom, so that each incremental increase or decrease in the liquid represents a change in volume that is directly related to the height of the liquid.



Typical Application (continued)

10.2.1 Schematic




Figure 56. FDC (Liquid Level Measurement)

10.2.2 Design Requirements

The liquid level measurement should be independent of the liquid, which can be achieved using the 3-electrode design described above. Moreover, the sensor should be isolated from environmental interferers such as a human body, other objects, or EMI.

10.2.3 Detailed Design Procedure

In capacitive sensing systems, the design of the sensor plays an important role in determining system performance and capabilities. In most cases the sensor is simply a metal plate that can be designed on the PCB.

The sensor used in this example is implemented with a two-layer PCB. On the top layer, which faces the tank, there are the 3 electrodes (Reference Environmental, Reference Liquid, and Level) with a ground plane surrounding the electrodes.


Depending on the shape of the container, the FDC can be located on the sensor PCB to minimize the length of the traces between the input channels and the sensors. In case the shape of the container or other mechanical constraints do not allow having the sensors and the FDC on the same PCB, the traces which connect the channels to the sensor need to be shielded with the appropriate shield.

10.2.3.1 Application Performance Plot

A liquid level sensor with 3 electrodes like the one shown in the schematic was connected to the EVM. The plot shows the capacitance measured by Level sensor at different levels of liquid in the tank. The capacitance of the Reference Liquid and Reference Environmental sensors have a steady value because they experience consistent exposure to liquid and air, while the capacitance of the level sensor (Level) increases linearly with the height of the liquid in the tank.



Typical Application (continued)





10.2.3.2 Recommended Initial Register Configuration Values

The application requires 100SPS ($T_{SAMPLE} = 10$ ms). A sensor with an 18µH inductor and a 33pF capacitor is used. Additional pin, trace, and wire capacitance accounts for 20pF, so the total capacitance is 53pF. Using L and C, $f_{SENSOR} = 1/2\pi\sqrt{(LC)} = 1/2\pi\sqrt{(18*10^{-6}*50*10^{-12})} = 5.15$ MHz. This represents the maximum sensor frequency. When the sensor capacitance is added, the frequency will decrease.

Using a system master clock of 40 MHz applied to the CLKIN pin allows flexibility for setting the internal clock frequencies. The sensor coils are connected to channel 0 (IN0A and IN0B pins), channel 1 (IN1A and IN1B pins), and channel 2 (IN2A and IN2B pins).

After powering on the FDC, it will be in Sleep Mode. Program the registers as follows (example sets registers for channel 0 only; channel 1 and channel 2 registers can use equivalent configuration):

- 1. Set the dividers for channel 0.
 - (a) Because the sensor is in an single-ended configuration, the sensor frequency select register should be set to 2, which means setting field CH0_FIN_SELto b10.
 - (b) The design constraint for f_{REF0} is > 4 × f_{SENSOR} . To satisfy this constraint, f_{REF0} must be greater than 20.6 MHz, so the reference divider should be set to 1. This is done by setting the CH0_FREF_DIVIDER field to 0x01
 - (c) The combined value for Chan. 0 divider register (0x14) is 0x2001.
- 2. Sensor drive current: to ensure that the oscillation amplitude is between 1.2V and 1.8V, measure the oscillation amplitude on an oscilloscope and adjust the IDRIVE value, or use the integrated FDC GUI feature to determine the optimal setting. In this case the IDRIVE value should be set to 15 (decimal), which results in an oscillation amplitude of 1.68 V(pk). The INIT_DRIVE current field should be set to 0x00. The combined value for the DRIVE CURRENT CH0 register (addr 0x1E) is 0x7C00.
- 3. Program the settling time for Channel 0 (see Multi-Channel and Single-Channel Operation).
 - (a) CHx_SETTLECOUNT > $V_{pk} \times f_{REFx} \times C \times \pi^2 / (32 \times IDRIVE_X) \rightarrow 7.5$, rounded up to 8. To provide margin to account for system tolerances, a higher value of 10 is chosen.
 - (b) Register 0x10 should be programmed to a minimum of 10.
 - (c) The settle time is: $(10 \times 16)/40,000,000 = 4 \text{ us}$
 - (d) The value for Chan. 0 SETTLECOUNT register (0x10) is 0x000A.
- 4. The channel switching delay is ~1μs for f_{REF} = 40 MHz (see *Multi-Channel and Single-Channel Operation*)
- 5. Set the conversion time by the programming the reference count for Channel 0. The budget for the conversion time is : $1/N * (T_{SAMPLE} settling time channel switching delay) = 1/3 (10,000 4 1) = 3.33 ms$
 - (a) To determine the conversion time register value, use the following equation and solve for CH0_RCOUNT: Conversion Time (t_∞)= (CH0_RCOUNT¹16)/f_{REF0}.
 - (b) This results in CH0_RCOUNT having a value of 8329 decimal (rounded down). Note that this yields an ENOB > 13 bits.



Typical Application (continued)

- (c) Set the CH0_RCOUNT register (0x08) to 0x2089.
- 6. Use the default values for the ERROR_CONFIG register (address 0x19). By default, no interrupts are enabled
- 7. Program the MUX_CONFIG register
 - (a) Set the AUTOSCAN EN to b1 bit to enable sequential mode
 - (b) Set RR_SEQUENCE to b10 to enable data conversion on three channels (channel 0, channel 1, channel 2)
 - (c) Set DEGLITCH to b101 to set the input deglitch filter bandwidth to 10MHz, the lowest setting that exceeds the oscillation tank frequency.
 - (d) The combined value for the MUX_CONFIG register (address 0x1B) is 0xC20D
- 8. Finally, program the CONFIG register as follows:
 - (a) Set the ACTIVE_CHAN field to b00 to select channel 0.
 - (b) Set SLEEP_MODE_EN field to b0 to enable conversion.
 - (c) Set SENSOR_ACTIVATE_SECTION, for full current drive during sensor activation
 - (d) Set the REF_CLK_SRC field to b1 to use the external clock source.
 - (e) Set the other fields to their default values.
 - (f) The combined value for the CONFIG register (address 0x1A) is 0x1601.

We then read the conversion results for channel 0 to channel 2 every 10ms from register addresses 0x00 to 0x05.

Based on the example configuration above, the following register write sequence is recommended:

Table 47. Recommended Initial Register Configuration Values (Multi-channel Operation)

ADDRESS	VALUE	REGISTER NAME	COMMENTS
80x0	0x8329	RCOUNT_CH0	Reference count calculated from timing requirements (100 SPS) and resolution requirements
0x09	0x8329	RCOUNT_CH1	Reference count calculated from timing requirements (100 SPS) and resolution requirements
0x0A	0x8329	RCOUNT_CH2	Reference count calculated from timing requirements (100 SPS) and resolution requirements
0x10	0x000A	SETTLECOUNT_CH0	Minimum settling time for chosen sensor
0x11	0x000A	SETTLECOUNT_CH1	Minimum settling time for chosen sensor
0x12	0x000A	SETTLECOUNT_CH2	Minimum settling time for chosen sensor
0x14	0x2002	CLOCK_DIVIDER_CH0	CH0_FIN_DIVIDER = 1, CH0_FREF_DIVIDER = 2
0x15	0x2002	CLOCK_DIVIDER_CH1	CH1_FIN_DIVIDER = 1, CH1_FREF_DIVIDER = 2
0x16	0x2002	CLOCK_DIVIDER_CH2	CH1_FIN_DIVIDER = 1, CH1_FREF_DIVIDER = 2
0x19	0x0000	ERROR_CONFIG	Can be changed from default to report status and error conditions
0x1B	0xC20D	MUX_CONFIG	Enable Ch 0 , Ch 1, and Ch 2 (sequential mode), set Input deglitch bandwidth to 10MHz
0x1E	0x7C00	DRIVE_CURRENT_CH0	Sets sensor drive current on ch 0
0x1F	0x7C00	DRIVE_CURRENT_CH1	Sets sensor drive current on ch 1
0x20	0x7C00	DRIVE_CURRENT_CH2	Sets sensor drive current on ch 2
0x1A	0x1601	CONFIG	enable full current drive during sensor activation, select external clock source, wake up device to start conversion. This register write must occur last because device configuration is not permitted while the FDC is in active mode.

10.2.3.3 Inductor Self-Resonant Frequency

Every inductor has a distributed parasitic capacitance, which is dependent on construction and geometry. At the Self-Resonant Frequency (SRF), the reactance of the inductor cancels the reactance of the parasitic capacitance. Above the SRF, the inductor will electrically appear to be a capacitor. Because the parasitic capacitance is not well-controlled or stable, it is recommended that: $f_{SENSOR} < 0.8 \times f_{SR}$.





Figure 58. Example Coil molictance vs. Frequency

The example inductor in Figure 58, has a SRF at 6.38 MHz; therefore the inductor should not be operated above 0.8×6.38 MHz, or 5.1 MHz.



10.2.4 Application Curves

Common test conditions (unless specified otherwise): Sensor capacitor: 1 layer, 20.9 x 13.9 mm, Bourns CMH322522-180KL sensor inductor with L=18 μ H and 33 pF 1% COG/NP0 Target: Grounded aluminum plate (176 x 123 mm), Channel = Channel 0 (continuous mode) CLKIN = 40 MHz, CHx_FIN_SEL = b10, CHx_FREF_DIVIDER = b00 0000 0001 CH0_RCOUNT = 0xFFFF, SETTLECOUNT_CH0 = 0x0100, DRIVE_CURRENT_CH0 = 0x7800



10.2.5 Power-Cycled Applications

For applications which do not require high sample rates or maximum conversion resolution, the total active conversion time of the FDC can be minimized to reduce power consumption. This can be done by either by using sleep mode or shutdown mode during times in which conversions are not required (see *Device Functional Modes*).

As an example, for an application which only needs 10 samples per second with a resolution of 16 bits can utilize the low-power modes. The sensor requires SETTLECOUNT = 16 and IDRIVE of 01111b (0.146 mA). Given FREF = 40 MHz and RCOUNT = 4096 will provide the resolution required. This corresponds to 4096 * 16 * 10 / 40 MHz \rightarrow 16.4 ms of active conversion time per second. Start-up time and channel switch delay account for an additional 0.34 ms. For the remainder of the time, the device can be in sleep mode: Therefore, the average current is 19.4 ms * 3.6 mA active current + 980.6 ms of 35 μ A of sleep current, which is approximately 104.6 μ A of average supply current. Sleep mode retains register settings and therefore requires less I2C writes to wake up the FDC than shutdown mode.



Greater current savings can be realized by use of shutdown mode during inactive periods. In shutdown mode, device configuration is not retained, and so the device must be configured for each sample. For this example, configuring each sample takes approximately 1.2 ms (13 registers * 92.5 µs per register). The total active time is 20.6 ms. The average current is 20 ms * 3.6 mA active current + 980 ms * 2 µA of shutdown current, which is approximately 75 µA of average supply current.

10.3 Do's and Don'ts

- Do leave a small gap between sensor plates in differential configurations. 2-3mm minimum separation is recommended.
- The FDC does not support hot-swapping of the sensors. Do not hot-swap sensors, for example by using it.taobao.ck external multiplexers.

11 Power Supply Recommendations

The FDC requires a voltage supply within 2.7 and 3.6 V. Multilayer ceramic bypass X7R capacitors of 0.1 μF and 1 μF between the VDD and GND pas are recommended. If the supply is located more than a few inches from the FDC, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 10 μF is a typical choice.

The optimum placement is closest to the VDD and GND pins of the device. Care should be taken to minimize the loop area formed by the bypass capacitor connection, the VDD pin, and the GND pin of the device. See Figure 63 and Figure 63 for a layout example.

12 Layout

12.1 Layout Guidelines

- Avoid long traces to connect the sensor to the FDC. Short traces reduce parasitic capacitances between sensor inductor and offer higher system performance.
- Systems that require matched channel response need to have matched trace length on all active channels.

12.2 Layout Example

Figure 63 to Figure 66 show the FDC2114 / FDC2214 evaluation module (EVM) layout.






Figure 63. Example PCB Layout: Top Layer (Signal)






Figure 64. Example PCB Layout: Mid-layer 1 (GND)






Figure 65. Example PCB Layout: Mid-layer 2 (Power)






Figure 66. Example PCB Layout: Bottom Layer (Signal)



13 器件和文档支持

13.1 器件支持

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 相关链接

表 48 列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件,以及样片或购买的快速访问。

		25 70	H J C MT 13		
器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
FDC2212	请单击此处	今 请单击此处	请单击此处	请单击此处	请单击此处
FDC2214	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
FDC2112	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
FDC2114	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

13.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.5 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

PACKAGE OPTION ADDENDUM



26-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
FDC2112DNTR	ACTIVE	WSON	DNT	12	4500	Green (Roffs	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2112	Samples
FDC2112DNTT	ACTIVE	WSON	DNT	12	11384	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2112	Samples
FDC2112QDNTRQ1	ACTIVE	WSON	DN	ιß.	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FDC2112 Q1	Samples
FDC2112QDNTTQ1	ACTIVE	WSON	DNT	12	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FDC2112 Q1	Samples
FDC2114QRGHRQ1	ACTIVE	WQFN	RGH	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FC2114Q	Samples
FDC2114QRGHTQ1	ACTIVE	WQFN	RGH	16	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FC2114Q	Samples
FDC2114RGHR	ACTIVE	WQFN	RGH	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2114	Samples
FDC2114RGHT	ACTIVE	WQFN	RGH	16	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2114	Samples
FDC2212DNTR	ACTIVE	WSON	DNT	12	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2212	Sample
FDC2212DNTT	ACTIVE	WSON	DNT	12	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2212	Sample
FDC2212QDNTRQ1	ACTIVE	WSON	DNT	12	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FDC2212 Q1	Sample
FDC2212QDNTTQ1	ACTIVE	WSON	DNT	12	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FDC2212 Q1	Sample
FDC2214QRGHRQ1	ACTIVE	WQFN	RGH	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FC2214Q	Sample
FDC2214QRGHTQ1	ACTIVE	WQFN	RGH	16	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	FC2214Q	Sample
FDC2214RGHR	ACTIVE	WQFN	RGH	16	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2214	Sample
FDC2214RGHT	ACTIVE	WQFN	RGH	16	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	FDC2214	Samples



PACKAGE OPTION ADDENDUM

26-Jun-2016

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt) (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

20-Sep-2016 www.ti.com

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
FDC2112DNTR	WSON	DNT	12	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2112DNTT	WSON	DNT	12	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2112QDNTRQ1	WSON	DNT	12	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2112QDNTTQ1	WSON	DNT	12	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2114QRGHRQ1	WQFN	RGH	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2114QRGHTQ1	WQFN	RGH	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2114RGHR	WQFN	RGH	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2114RGHT	WQFN	RGH	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2212DNTR	WSON	DNT	12	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2212DNTT	WSON	DNT	12	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2212QDNTRQ1	WSON	DNT	12	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2212QDNTTQ1	WSON	DNT	12	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2214QRGHRQ1	WQFN	RGH	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2214QRGHTQ1	WQFN	RGH	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2214RGHR	WQFN	RGH	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
FDC2214RGHT	WQFN	RGH	16	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1



www.ti.com 20-Sep-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
FDC2112DNTR	WSON	DNT	12	4500	367.0	367.0	35.0
FDC2112DNTT	WSON	DNT	12	250	210.0	185.0	35.0
FDC2112QDNTRQ1	WSON	DNT	12	4500	367.0	367.0	35.0
FDC2112QDNTTQ1	WSON	DNT	12	250	210.0	185.0	35.0
FDC2114QRGHRQ1	WQFN	RGH	16	4500	367.0	367.0	35.0
FDC2114QRGHTQ1	WQFN	RGH	16	250	210.0	185.0	35.0
FDC2114RGHR	WQFN	RGH	16	4500	367.0	367.0	35.0
FDC2114RGHT	WQFN	RGH	16	250	210.0	185.0	35.0
FDC2212DNTR	WSON	DNT	12	4500	367.0	367.0	35.0
FDC2212DNTT	WSON	DNT	12	250	210.0	185.0	35.0
FDC2212QDNTRQ1	WSON	DNT	12	4500	367.0	367.0	35.0
FDC2212QDNTTQ1	WSON	DNT	12	250	210.0	185.0	35.0
FDC2214QRGHRQ1	WQFN	RGH	16	4500	367.0	367.0	35.0
FDC2214QRGHTQ1	WQFN	RGH	16	250	210.0	185.0	35.0
FDC2214RGHR	WQFN	RGH	16	4500	367.0	367.0	35.0
FDC2214RGHT	WQFN	RGH	16	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M
- per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6.Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



height

SON (PLASTIC SMALL OUTLINE - NO LEAD)



NOTES: 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This package is designed to be soldered to a thermal pad on the board for thermal and mechanical performance. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).



https://cirtt.taobao.com/