

# Intel<sup>®</sup> Data Plane Development Kit (Intel<sup>®</sup> DPDK)

**Programmer's Guide** 

June 2014

Document Number: 326003-008



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548- 4725, or go to: http://www.intel.com/design/literature.htm.

Any software source code reprinted in this document is furnished for informational purposes only and may only be used or copied and no license, express or implied, by estoppel or otherwise, to any of the reprinted source code is granted by this document.

Code Names are only for use by Intel to identify products, platforms, programs, services, etc. ("products") in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as "commercial" names for products. Also, they are not intended to function as trademarks.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2012-2014, Intel Corporation. All rights reserved.



## **Contents**

1	Introd	uction		13
	1.1	Docume	entation Roadmap	13
	1.2		Publications	
2	Overview			16
	2.1		oment Environment	
	2.1		ment Abstraction Layer	
			•	
	2.3		omponents	
		2.3.1 2.3.2	Memory Manager (librte_malloc) Ring Manager (librte_ring)	
		2.3.2	Memory Pool Manager (librte mempool)	
		2.3.4	Network Packet Buffer Management (librte mbuf)	
		2.3.5	Timer Manager (librte_timer)	
	2.4		et* Poll Mode Driver Architecture	
	2.5		Forwarding Algorithm Support	
	2.6		net	
		_		
3	Enviro	nment Al	bstraction Layer	20
	3.1	EAL in a	a Linux-userland Execution Environment	20
		3.1.1	Initialization and Core Launching	21
		3.1.2	Multi-process Support	
		3.1.3	Memory Mapping Discovery and Memory Reservation	
		3.1.4	Xen Dom0 support without hugetbls	
		3.1.5	PCI Access	
		3.1.6	Per-Icore and Shared Variables	
		3.1.7	Logs	
		3.1.8	CPU Feature Identification	
		3.1.9 3.1.10	User Space Interrupt and Alarm Handling	
		3.1.10	Blacklisting	
	2.2	_	Misc Functions	
	3.2	•	y Segments and Memory Zones (memzone)	
4	Malloc	Library		25
	4.1	Cookies	5	25
	4.2		ent and NUMA Constraints	
	4.3		Ses	
	4.4		l Implementation	
		4.4.1	Data Structures	
		4.4.2	Memory Allocation	
			Freeing Memory	
_	D:			
5	_	•		
	5.1		nces for Ring Implementation in FreeBSD*	
	5.2		s Ring Buffer in Linux*	
	5.3		nal Features	
		5.3.1	Name	
		5.3.2	Water Marking	31



		5.3.3	Debug	31
	5.4	Use Cas	es	32
	5.5	Anatom	y of a Ring Buffer	32
		5.5.1	Single Producer Enqueue	32
		5.5.2	Single Consumer Dequeue	34
		5.5.3	Multiple Producers Enqueue	36
		5.5.4	Modulo 32-bit Indexes	40
	5.6	Referen	ces	41
6	Memp	ool Librar	y	42
	6.1	Cookies		42
	6.2	Stats		42
	6.3		Alignment Constraints	
	6.4	•	ache	
	6.5		ies	
7	Mhuf	Library		45
•	7.1	-	of Packet Buffers	
	7.2		Stored in Memory Pools	
	7.3		ctors	
	7.4		ng and Freeing mbufs	
	7.5		ating mbufs	
	7.6		formation	
	7.0 7.7		nd Indirect Buffers	
	7.7 7.8		nd indirect buriers	
	7.8 7.9		es	
0				
8			r	
	8.1		ments and Assumptions	
	8.2		Principles	
	8.3		Cores, Memory and NIC Queues Relationships	
	8.4	Device 1	Identification and Configuration	51
		8.4.1	Device Identification	
		8.4.2	Device Configuration	
		8.4.3	On-the-Fly Configuration	
		8.4.4	Configuration of Transmit and Receive Queues	
	8.5	Poll Mod	de Driver API	
		8.5.1	Generalities	54
		8.5.2	Generic Packet Representation	
		8.5.3	Ethernet Device API	54
	8.6	Vector F	PMD for IXGBE	54
		8.6.1	RX Constraints	55
		8.6.2	TX Constraint	
		8.6.3	Sample Application Notes	56
9	I40E/	IXGBE/IGI	B Virtual Function Driver	58
	9.1	SR-IOV	Mode Utilization in an Intel® DPDK Environment	58
	-	9.1.1	Physical and Virtual Function Infrastructure	
		9.1.2	Validated Hypervisors	
		9.1.3	Expected Guest Operating System in Virtual Machine	
	9.2		a KVM Virtual Machine Monitor	
	9.3	Intel <sup>®</sup> D	PDK SR-IOV PMD PF/VF Driver Usage Model	66



	9.4	SR-IOV (PF/VF) Approach for Inter-VM Communication	67
10	Driver	for VM Emulated Devices	69
	10.1	Validated Hypervisors	69
	10.2	Recommended Guest Operating System in Virtual Machine	69
	10.3	Setting Up a KVM Virtual Machine	69
	10.4	Known Limitations of Emulated Devices	71
11	IVSHN	1EM Library	72
	11.1	IVHSHMEM Library API Overview	73
	11.2	IVSHMEM Environment Configuration	
	11.3	Best Practices for Writing IVSHMEM Applications	
	11.4	Best Practices for Running IVSHMEM Applications	74
12	Poll M	ode Driver for Emulated Virtio NIC	76
	12.1	Virtio Implementation in Intel® DPDK	76
	12.2	Features and Limitations of virtio PMD	
	12.3	Prerequisites	
	12.4	Virtio with kni vhost Back End	
	12.5	Virtio with qemu virtio Back End	80
13	Poll M	ode Driver for Paravirtual VMXNET3 NIC	
	13.1	VMXNET3 Implementation in the Intel® DPDK	
	13.2	Features and Limitations of VMXNET3 PMD	
	13.3	Prerequisites	
	13.4	VMXNET3 with a Native NIC Connected to a vSwitch	
	13.5	VMXNET3 Chaining VMs Connected to a vSwitch	
14	Intel®	DPDK Xen Based Packet-Switching Solution	
		14.1.1 Introduction	
	14.2	Device Creation	
		14.2.1 Poll Mode Driver Front End	
		14.2.3 Packet Reception	
		14.2.4 Packet Transmission	
	14.3	Running the Application	90
		14.3.1 Validated Environment	
		14.3.2 Xen Host Prerequisites	
		14.3.3 Building and Running the Switching Backend	
		14.3.5 Building and Running the Front End	92
		14.3.6 Usage Examples: Injecting a Packet Stream Using a Packet	
		Generator	93
15	Libpca	ap and Ring Based Poll Mode Drivers	95
	15.1	Using the Drivers from the EAL Command Line	95
		15.1.1 Libpcap-based PMD	95
		15.1.2 Rings-based PMD	
		15.1.3 Using the Poll Mode Driver from an Application	98
16	Link B	Sonding Poll Mode Driver Library	100
	16.1	Link Bonding Modes Overview	
	16.2	Implementation Details	101



	16.3	16.2.1 Requirements / Limitations	102
		16.3.1 Using the Poll Mode Driver from an Application	
17	Timer	Library	107
	17.1	Implementation Details	107
	17.2	Use Cases	108
	17.3	References	108
18	Hash I	Library	109
	18.1	Hash API Overview	
	18.2	Implementation Details	
	18.3	Use Case: Flow Classification	
	18.4	References	111
19	LPM Li	ibrary	112
	19.1	LPM API Overview	112
	19.2	Implementation Details	
		19.2.1 Addition	
		19.2.2 Lookup	115
		19.2.4 Use Case: IPv4 Forwarding	
		19.2.5 References	
20	I PM6	Library	116
20	20.1	LPM6 API Overview	
	20.1	20.1.1 Implementation Details	
		20.1.2 Addition	
		20.1.3 Lookup	
		20.1.4 Limitations in the Number of Rules	
	20.2	Use Case: IPv6 Forwarding	120
21	Packet	t Distributor Library	
	21.1	Distributor Core Operation	
	21.2	Worker Operation	123
22	IP Fra	gmentation and Reassembly Library	
	22.1	Packet fragmentation	
	22.2	Packet reassembly	
		22.2.1 IP Fragment Table	
		22.2.3 Debug logging and Statistics Collection	
23	Multi-i	process Support	
	23.1	Memory Sharing	
	23.2	Deployment Models	
		23.2.1 Symmetric/Peer Processes	
		23.2.2 Asymmetric/Non-Peer Processes	129
		23.2.3 Running Multiple Independent Intel® DPDK Applications	129
	22.2	23.2.4 Running Multiple Independent Groups of Intel® DPDK Application	
	23.3	Multi-process Limitations	130



24	Kernel	NIC Inter	face	131
	24.1	The Intel	® DPDK KNI Kernel Module	132
	24.2	KNI Crea	tion and Deletion	132
	24.3	Intel <sup>®</sup> DF	PDK mbuf Flow	133
	24.4	Use Case	e: Ingress	133
	24.5	Use Case	e: Egress	133
	24.6	Ethtool		134
	24.7		e and MTU change	
	24.8	KNI Worl	king as a Kernel vHost Backend	
		24.8.1	Overview	
		24.8.2	Packet Flow	
		24.8.3	Sample Usage	
		24.8.4	Compatibility Configure Option	13/
25	Thread	Safety of	Intel® DPDK Functions	138
	25.1		1 APIs	
	25.2	Performa	nce Insensitive API	139
	25.3		nitialization	
	25.4	Interrupt	: Thread	139
26	Ouality	of Servic	e (QoS) Framework	140
	26.1		peline with QoS Support	
	26.2		cal Scheduler	
		26.2.1	Overview	
		26.2.2	Scheduling Hierarchy	
		26.2.3	Application Programming Interface (API)	144
		26.2.4	Implementation	
		26.2.5	Worst Case Scenarios for Performance	
	26.3			
		26.3.1	Configuration	
		26.3.2	Enqueue Operation	
		26.3.3 26.3.4	Queue Empty Operation	
		26.3.5	Integration with the Intel® DPDK QoS Scheduler	170
		26.3.6	Integration with the Intel® DPDK QoS Scheduler Sample Appli	
		26.3.7	Application Programming Interface (API)	
	26.4	Traffic Mo	etering	
		26.4.1	Functional Overview	172
		26.4.2	Implementation Overview	173
27	Power	Managem	ent	174
_,	27.1		juency Scaling	
	27.1		d Throttling through C-States	
	27.2		view of the Power Library	
	27.4		es	
	27.5		es	
28			tion and Access Control	
	28.1		/	
	28.2		on Programming Interface (API) Usage	
		28.2.1	Classify with Multiple Categories	180
29	Packet	Framewo	rk	183



	29.1	_	bjectives	
	29.2		N	
	29.3		ary design	
		29.3.1	Port types	
		29.3.2	Port interface	
	29.4		rary design	
		29.4.1	Table types	
		29.4.2	Table interface	
	20 F	29.4.3	Hash table design	
	29.5	•	library design	
		29.5.1 29.5.2	Connectivity of ports and tables  Port actions	
		29.5.2	Table actions	
	29.6		e scaling	
	25.0	29.6.1	Shared data structures	
	29.7		ng with accelerators	
	_			
30	Source	e Organiza	ation	208
	30.1	Makefile	s and Config	208
	30.2	Libraries	, )	208
	30.3	Applicat	ions	209
31	Develo	nment Ki	t Build System	211
<b>J</b> 1	31.1	•	the Development Kit Binary	
	31.1	31.1.1	Build Directory Concept	
	31.2	0 = 1 = 1 =	External Applications	
	31.3		Description	
	31.3	31.3.1	General Rules For Intel® DPDK Makefiles	
		31.3.1	Makefile Types	
		31.3.3	Useful Variables Provided by the Build System	
		31.3.4	Variables that Can be Set/Overridden in a Makefile Only	
		31.3.5	Variables that can be Set/Overridden by the User on the Cor	mmand
			Line Only	
		31.3.6	Variables that Can be Set/Overridden by the User in a Maker	
			Command Line	21/
32	Develo	pment Ki	t Root Makefile Help	218
	32.1	Configur	ration Targets	218
	32.2	_	rgets	
	32.3		argets	
	32.4	Test Tar	gets	
	32.5		ntation Targets	
	32.6		rgets	
	32.7	•	gets	
	32.8		seful Command-line Variables	
	32.9	Make in	a Build Directory	220
	32.10		ng for Debug	
33	Fxtenc	lina the Ii	ntel® DPDK	
	33.1	_	e: Adding a New Library libfoo	
	55.1	33.1.1	Example: Using libfoo in the Test Application	
34	Buildin	ıa Your Oı	wn Application	224



	34.1	Compiling a Sample Application in the Development Kit Directory	224
	34.2	Build Your Own Application Outside the Development Kit	224
	34.3	Customizing Makefiles	225
		34.3.1 Application Makefile	225
		34.3.2 Library Makefile	
		34.3.3 Customize Makefile Actions	225
35	Exterr	nal Application/Library Makefile help	226
	35.1	Prerequisites	226
	35.2	Build Targets	226
	35.3	Help Targets	226
	35.4	Other Useful Command-line Variables	226
	35.5	Make from Another Directory	227
36	Perfor	mance Optimization Guidelines	229
	36.1	Introduction	
37	Writin	g Efficient Code	230
	37.1	Memory	
	07.1	37.1.1 Memory Copy: Do not Use libc in the Data Plane	
		37.1.2 Memory Allocation	
		37.1.3 Concurrent Access to the Same Memory Area	
		37.1.4 NUMA	231
		37.1.5 Distribution Across Memory Channels	
	37.2	Communication Between Icores	231
	37.3	PMD Driver	232
		37.3.1 Lower Packet Latency	232
	37.4	Locks and Atomic Operations	232
	37.5	Coding Considerations	233
		37.5.1 Inline Functions	233
		37.5.2 Branch Prediction	233
	37.6	Setting the Target CPU Type	233
38	Profile	Your Application	234
39	Glossa	ary	235

# **Figures**

Figure 1.	Core Components Architecture	18
Figure 2.	EAL Initialization in a Linux Application Environment	21
-	Example of a malloc heap and malloc elements within the malloc library	
-	Ring Structure	31
Figure 5.	Two Channels and Quad-ranked DIMM Example	43
Figure 6.	Three Channels and Two Dual-ranked DIMM Example	43
-	A mempool in Memory with its Associated Ring	



Figure 8. Figure 9.	An mbuf with One Segment	
Figure 10.	Virtualization for a Single Port NIC in SR-IOV Mode	
Figure 11.	Performance Benchmark Setup	
Figure 12.	Fast Host-based Packet Processing	
Figure 13.	Inter-VM Communication	
Figure 14.	Host2VM Communication Example Using kni vhost Back End	77
Figure 15.	Host2VM Communication Example Using qemu vhost Back End	80
Figure 16.	Memory Sharing in the Intel® DPDK Multi-process Sample Application	
Figure 17.	Components of an Intel® DPDK KNI Application	. 131
Figure 18.	Packet Flow via mbufs in the Intel DPDK® KNI	. 133
Figure 19.	vHost-net Architecture Overview	
Figure 20.	KNI Traffic Flow	. 136
Figure 21.	Complex Packet Processing Pipeline with QoS Support	
Figure 22.	Hierarchical Scheduler Block Internal Diagram	
Figure 23.	Scheduling Hierarchy per Port	
Figure 24.	Internal Data Structures per Port	
Figure 25.	Prefetch Pipeline for the Hierarchical Scheduler Enqueue Operation	
Figure 26.	Pipe Prefetch State Machine for the Hierarchical Scheduler Dequeue Operation	
Figure 27.	High-level Block Diagram of the Intel® DPDK Dropper	
Figure 28.	Flow Through the Dropper	
Figure 29.	Example Data Flow Through Dropper	
Figure 30.	Packet Drop Probability for a Given RED Configuration	
Figure 31.	Initial Drop Probability (pb), Actual Drop probability (pa) Computed Using a Factor	
E: 22 E	(Blue Curve) and a Factor 2 (Red Curve)	
Figure 32 Ex	ample of packet processing pipeline. The input ports 0 and 1 are connected with the	
F: 22 C-	output ports 0, 1 and 2 through tables 0 and 1	
	quence of steps for hash table operations in packet processing context	
	ta structures for configurable key size hash tableschies for configurable key size hash tables)	
	eudo-code for <i>match, match_many</i> and <i>match_pos</i>	
	ta structures for 8-byte key hash tables	
	ta structures for 16-byte key hash tables	
	cket search pipeline for key lookup operation (single key size hash tables)	
rigure 39 bu	cket search pipeline for key lookup operation (single key size hash tables)	. 200
Tables		
Table 1.	Packet Processing Pipeline Implementing QoS	
Table 2.	Infrastructure Blocks Used by the Packet Processing Pipeline	. 141
Table 3.	Port Scheduling Hierarchy	
Table 4.	Scheduler Internal Data Structures per Port	
Table 5.	Ethernet Frame Overhead Fields	
Table 6.	Token Bucket Generic Operations	
Table 7.	Token Bucket Generic Parameters	
Table 8.	Token Bucket Persistent Data Structure	
Table 9.	Token Bucket Operations	
Table 10.	Subport/Pipe Traffic Class Upper Limit Enforcement Persistent Data Structure	
Table 11.	Subport/Pipe Traffic Class Upper Limit Enforcement Operations	
Table 12.	Weighted Round Robin (WRR)	
Table 13.	Subport Traffic Class Oversubscription	
Table 14.	Watermark Propagation from Subport Level to Member Pipes at the Beginning of E	
T-1-1- 45	Traffic Class Upper Limit Enforcement Period	
Table 15.	Watermark Calculation	. 161



Table 16.	RED Configuration Parameters	164
Table 17.	Relative Performance of Alternative Approaches	167
Table 18.	RED Configuration Corresponding to RED Configuration File	171
Table 1 Port t	ypes1	184
Table 2 Port a	abstract interface	185
Table 3 Table	types1	186
Table 4 Config	guration parameters common for all hash table types	191
Table 5 Config	guration parameters specific to extendible bucket hash table	192
Table 6 Config	guration parameters specific to pre-computed key signature hash table	192
Table 7 The m	nain large data structures (arrays) used for configurable key size hash tables	194
Table 8 Field	description for bucket array entry (configurable key size hash tables)	194
Table 9 Descr	ription of the bucket search pipeline stages (configurable key size hash tables) $1$	195
Table 10 Look	kup tables for <i>match, match_many, match_pos</i>	197
Table 11 Colla	apsed lookup tables for <i>match, match_many</i> and <i>match_pos</i> 1	197
Table 12 The	main large data structures (arrays) used for 8-byte and 16-byte key size hash tables	3199
Table 13 Field	d description for bucket array entry (8-byte and 16-byte key hash tables)	200
Table 14 Desc	cription of the bucket search pipeline stages (8-byte and 16-byte key hash tables) $$ 2	200
Table 15 Next	t hop actions (reserved)	203
Table 16 User	action examples	204



# **Revision History**

Date	Revision	Description
June 2014	-008	Updates for formal release 1.7.0:  • Added Section 8.6, "Vector PMD and IXGBE"  • Upated Chapter 25, "Packet Classification and Access Control"  • Added Chapter 29 "Packet Framework"
February 2014	-007	Updates for release 1.7.0 EA1:  • Added Chapter 25.0, "Packet Framework"
January 2014	-006	Updates for public software release 1.6.0:  • Added Chapter 11.0, "IVSHMEM Library"  • Added Chapter 13.0, "Poll Mode Driver for Paravirtual VMXNET3 NIC"  • Added Chapter 14.0, "Intel® DPDK Xen Based Packet-Switching Solution"  • Updated Chapter 18.0, "LPM Library"  • Updated Chapter 19.0, "LPM6 Library"
October 2013	-005	Supports public software release 1.5.1
September 2013	-004	Supports public software release 1.5.0  • Added Chapter 11.0, "Poll Mode Driver for Emulated Virtio NIC"  • Added Chapter 13.0, "Libpcap and Ring Based Poll Mode Drivers"  • Updated Section 14.1, "Implementation Details" on page 72  • Updated Chapter 18.0, "Multi-process Support"  Added Section 19.8, "KNI Working as a Kernel vHost Backend" on page 88
August 2013	-003	Supports public software release 1.4.1
June 2013	-002	Supports public software release 1.3.1
November 2012	-001	Supports public software release 1.2.3  Minor updates to Section 5.5.3.2 and Section 5.5.3.3 since last limited distribution release.



This document provides software architecture information, development environment information and optimization guidelines.

For programming examples and for instructions on compiling and running each sample application, see the Intel® DPDK Sample Application's User Guide for details.

For general information on compiling and running applications, see the *Intel® DPDK* Getting Started Guide.

#### 1.1 **Documentation Roadmap**

The following is a list of Intel<sup>®</sup> DPDK documents in the suggested reading order:

The following is a list of Intel<sup>®</sup> DPDK documents in the suggested reading order:

- Release Notes (this document): Provides release-specific information, including supported features, limitations, fixed issues, known issues and so on. Also, provides the answers to frequently asked questions in FAQ format.
- Getting Started Guide: Describes how to install and configure the Intel® DPDK software; designed to get users up and running guickly with the software.
- FreeBSD\* Getting Started Guide: A document describing the use of the Intel® DPDK with FreeBSD\* has been added in Intel® DPDK Release 1.6.0. Refer to this quide for installation and configuration instructions to get started using the Intel® DPDK with FreeBSD\*.
- Programmer's Guide (this document): Describes:
  - The software architecture and how to use it (through examples), specifically in a Linux\* application (linuxapp) environment
  - The content of the Intel® DPDK, the build system (including the commands that can be used in the root Intel® DPDK Makefile to build the development kit and an application) and guidelines for porting an application
  - Optimizations used in the software and those that should be considered for new development

A glossary of terms is also provided.

- API Reference: Provides detailed information about Intel® DPDK functions, data structures and other programming constructs.
- Sample Applications User Guide: Describes a set of sample applications. Each chapter describes a sample application that showcases specific functionality and provides instructions on how to compile, run and use the sample application.

June 2014 Programmer's Guide Reference Number: 326003-008 13



### 1.2 Related Publications

The follow documents provide information that is relevant to the development of applications using the  $Intel^{\circledR}$  DPDK:

• Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide



# **Part 1: Architecture Overview**



#### 2 Overview

This section gives a global overview of the architecture of Intel<sup>®</sup> Data Plane Development Kit (Intel<sup>®</sup> DPDK).

The main goal of the Intel® DPDK is to provide a simple, complete framework for fast packet processing in data plane applications. Users may use the code to understand some of the techniques employed, to build upon for prototyping or to add their own protocol stacks. Alternative ecosystem options that use the Intel® DPDK are available.

The framework creates a set of libraries for specific environments through the creation of an Environment Abstraction Layer (EAL), which may be specific to a mode of the Intel® architecture (32-bit or 64-bit), Linux\* user space compilers or a specific platform. These environments are created through the use of make files and configuration files. Once the EAL library is created, the user may link with the library to create their own applications. Other libraries, outside of EAL, including the Hash, Longest Prefix Match (LPM) and rings libraries are also provided. Sample applications are provided to help show the user how to use various features of the Intel® DPDK.

The Intel® DPDK implements a run to completion model for packet processing, where all resources must be allocated prior to calling Data Plane applications, running as execution units on logical processing cores. The model does not support a scheduler and all devices are accessed by polling. The primary reason for not using interrupts is the performance overhead imposed by interrupt processing.

In addition to the run-to-completion model, a pipeline model may also be used by passing packets or messages between cores via the rings. This allows work to be performed in stages and may allow more efficient use of code on cores.

## 2.1 Development Environment

The Intel® DPDK project installation requires Linux and the associated toolchain, such as one or more compilers, assembler, make utility, editor and various libraries to create the Intel® DPDK components and libraries.

Once these libraries are created for the specific environment and architecture, they may then be used to create the user's data plane application.

When creating applications for the Linux user space, the glibc library is used. For Intel® DPDK applications, two environmental variables (RTE\_SDK and RTE\_TARGET) must be configured before compiling the applications. The following are examples of how the variables can be set:

```
export RTE_SDK=/home/user/DPDK
export RTE TARGET=x86 64-native-linuxapp-gcc
```

See the *Intel*® *DPDK Getting Started Guide* for information on setting up the development environment.



# 2.2 Environment Abstraction Layer

The Environment Abstraction Layer (EAL) provides a generic interface that hides the environment specifics from the applications and libraries. The services provided by the EAL are:

- Intel® DPDK loading and launching
- Support for multi-process and multi-thread execution types
- Core affinity/assignment procedures
- System memory allocation/de-allocation
- Atomic/lock operations
- Time reference
- PCI bus access
- Trace and debug functions
- CPU feature identification
- · Interrupt handling
- · Alarm operations

The EAL is fully described in **Environment Abstraction Layer**.

# 2.3 Core Components

The *core components* are a set of libraries that provide all the elements needed for high-performance packet processing applications.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014


Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide



Figure 1. Core Components Architecture



#### 2.3.1 Memory Manager (librte\_malloc)

The <code>librte\_malloc</code> library provides an API to allocate memory from the memzones created from the hugepages instead of the heap. This helps when allocating large numbers of items that may become susceptible to TLB misses when using typical 4k heap pages in the Linux user space environment.

This memory allocator is fully described in Malloc Library.

## 2.3.2 Ring Manager (librte\_ring)

The ring structure provides a lockless multi-producer, multi-consumer FIFO API in a finite size table. It has some advantages over lockless queues; easier to implement, adapted to bulk operations and faster. A ring is used by the <a href="Memory Pool Manager">Memory Pool Manager</a> (librte mempool) and may be used as a general communication mechanism between cores and/or execution blocks connected together on a logical core.

This ring buffer and its usage are fully described in Ring Library.

## 2.3.3 Memory Pool Manager (librte\_mempool)

The Memory Pool Manager is responsible for allocating pools of objects in memory. A pool is identified by name and uses a ring to store free objects. It provides some other optional services, such as a per-core object cache and an alignment helper to ensure that objects are padded to spread them equally on all RAM channels.

This memory pool allocator is described in Mempool Library.



#### 2.3.4 **Network Packet Buffer Management (librte\_mbuf)**

The mbuf library provides the facility to create and destroy buffers that may be used by the Intel<sup>®</sup> DPDK application to store message buffers. The message buffers are created at startup time and stored in a mempool, using the Intel® DPDK mempool library.

This library provide an API to allocate/free mbufs, manipulate control message buffers (ctrlmbuf) which are generic message buffers, and packet buffers (pktmbuf) which are used to carry network packets.

Network Packet Buffer Management is described in Mbuf Library.

#### 2.3.5 Timer Manager (librte\_timer)

This library provides a timer service to Intel® DPDK execution units, providing the ability to execute a function asynchronously. It can be periodic function calls, or just a one-shot call. It uses the timer interface provided by the Environment Abstraction Layer (EAL) to get a precise time reference and can be initiated on a per-core basis as required.

The library documentation is available in Timer Library.

#### **Ethernet\* Poll Mode Driver Architecture** 2.4

The Intel® DPDK includes Poll Mode Drivers (PMDs) for 1 GbE, 10 GbE and 40GbE, and para virtualized virtio Ethernet controllers which are designed to work without asynchronous, interrupt-based signaling mechanisms.

See Poll Mode Driver.

#### 2.5 **Packet Forwarding Algorithm Support**

The Intel® DPDK includes Hash (librte hash) and Longest Prefix Match (LPM, librate lpm) libraries to support the corresponding packet forwarding algorithms.

See Hash Library and LPM Library for more information.

#### 2.6 librte net

The librate net library is a collection of IP protocol definitions and convenience macros. It is based on code from the FreeBSD\* IP stack and contains protocol numbers (for use in IP headers), IP-related macros, IPv4/IPv6 header structures and TCP, UDP and SCTP header structures.

June 2014 Programmer's Guide Reference Number: 326003-008 19



# 3 Environment Abstraction Layer

The Environment Abstraction Layer (EAL) is responsible for gaining access to low-level resources such as hardware and memory space. It provides a generic interface that hides the environment specifics from the applications and libraries. It is the responsibility of the initialization routine to decide how to allocate these resources (that is, memory space, PCI devices, timers, consoles, and so on).

Typical services expected from the EAL are:

- Intel® DPDK Loading and Launching: The Intel® DPDK and its application are linked as a single application and must be loaded by some means.
- Core Affinity/Assignment Procedures: The EAL provides mechanisms for assigning execution units to specific cores as well as creating execution instances.
- System Memory Reservation: The EAL facilitates the reservation of different memory zones, for example, physical memory areas for device interactions.
- PCI Address Abstraction: The EAL provides an interface to access PCI address space.
- Trace and Debug Functions: Logs, dump\_stack, panic and so on.
- Utility Functions: Spinlocks and atomic counters that are not provided in libc.
- CPU Feature Identification: Determine at runtime if a particular feature, for example, Intel<sup>®</sup> AVX is supported. Determine if the current CPU supports the feature set that the binary was compiled for.
- Interrupt Handling: Interfaces to register/unregister callbacks to specific interrupt sources.
- Alarm Functions: Interfaces to set/remove callbacks to be run at a specific time.

#### 3.1 EAL in a Linux-userland Execution Environment

In a Linux user space environment, the Intel® DPDK application runs as a user-space application using the pthread library. PCI information about devices and address space is discovered through the /sys kernel interface and through a module called  $igb\_uio$ . Refer to the UIO: User-space drivers documentation in the Linux kernel. This memory is mmap'd in the application.

The EAL performs physical memory allocation using mmap() in hugetlbfs (using huge page sizes to increase performance). This memory is exposed to  $Intel^{@}$  DPDK service layers such as the  $\underline{Mempool\ Library}$ .

At this point, the Intel® DPDK services layer will be initialized, then through pthread setaffinity calls, each execution unit will be assigned to a specific logical core to run as a user-level thread.




The time reference is provided by the CPU Time-Stamp Counter (TSC) or by the HPET kernel API through a mmap() call.

#### 3.1.1 Initialization and Core Launching

Part of the initialization is done by the start function of glibc. A check is also performed at initialization time to ensure that the micro architecture type chosen in the config file is supported by the CPU. Then, the main() function is called. The core initialization and launch is done in rte\_eal\_init() (see the API documentation). It consist of calls to the pthread library (more specifically, pthread\_self(), pthread\_create(), and pthread\_setaffinity\_np()).

Figure 2. EAL Initialization in a Linux Application Environment



**Note:** Initialization of objects, such as memory zones, rings, memory pools, lpm tables and hash tables, should be done as part of the overall application initialization on the master lcore. The creation and initialization functions for these objects are not multi- thread safe.

June 2014 Programmer's Guide Reference Number: 326003-008 21



However, once initialized, the objects themselves can safely be used in multiple threads simultaneously.

#### 3.1.2 Multi-process Support

The Linuxapp EAL allows a multi-process as well as a multi-threaded (pthread) deployment model. See <a href="mailto:chapter-2.20">chapter 2.20 "Multi-process Support"</a> for more details.

#### 3.1.3 Memory Mapping Discovery and Memory Reservation

The allocation of large contiguous physical memory is done using the <code>hugetlbfs</code> kernel filesystem. The EAL provides an API to reserve named memory zones in this contiguous memory. The physical address of the reserved memory for that memory zone is also returned to the user by the memory zone reservation API.

**Note:** Memory reservations done using the APIs provided by the rte\_malloc library are also backed by pages from the hugetlbfs filesystem. However, physical address information is not available for the blocks of memory allocated in this way.

#### 3.1.4 Xen Dom0 support without hugetbls

The existing memory management implementation is based on the Linux kernel hugepage mechanism. However, Xen Dom0 does not support hugepages, so a new Linux kernel module rte dom0 mm is added to workaround this limitation.

The EAL uses IOCTL interface to notify the Linux kernel module rte\_dom0\_mm to allocate memory of specified size, and get all memory segments information from the module, and the EAL uses MMAP interface to map the allocated memory. For each memory segment, the physical addresses are contiguous within it but actual hardware addresses are contiguous within 2MB.

#### 3.1.5 PCI Access

The EAL uses the /sys/bus/pci utilities provided by the kernel to scan the content on the PCI bus.

To access PCI memory, a kernel module called  $igb\_uio$  provides a /dev/uioX device file that can be mmap'd to obtain access to PCI address space from the application. It uses the uio kernel feature (userland driver).

#### 3.1.6 Per-Icore and Shared Variables

**Note:** Icore refers to a logical execution unit of the processor, sometimes called a hardware *thread*.

Shared variables are the default behavior. Per-Icore variables are implemented using *Thread Local Storage* (TLS) to provide per-thread local storage.



#### 3.1.7 Logs

A logging API is provided by EAL. By default, in a Linux application, logs are sent to syslog and also to the console. However, the log function can be overridden by the user to use a different logging mechanism.

#### 3.1.7.1 Trace and Debug Functions

There are some debug functions to dump the stack in glibc. The rte\_panic()
function can voluntarily provoke a SIG\_ABORT, which can trigger the generation of a core file, readable by gdb.

#### 3.1.8 CPU Feature Identification

The EAL can query the CPU at runtime (using the rte\_cpu\_get\_feature() function) to determine which CPU features are available.

#### 3.1.9 User Space Interrupt and Alarm Handling

The EAL creates a host thread to poll the UIO device file descriptors to detect the interrupts. Callbacks can be registered or unregistered by the EAL functions for a specific interrupt event and are called in the host thread asynchronously. The EAL also allows timed callbacks to be used in the same way as for NIC interrupts.

**Note:** The only interrupts supported by the Intel<sup>®</sup> DPDK Poll-Mode Drivers are those for link status change, i.e. link up and link down notification.

#### 3.1.10 Blacklisting

The EAL PCI device blacklist functionality can be used to mark certain NIC ports as blacklisted, so they are ignored by the Intel® DPDK. The ports to be blacklisted are identified using the PCIe\* description (Domain:Bus:Device.Function).

#### 3.1.11 Misc Functions

Locks and atomic operations are per-architecture (i686 and x86 64).

# 3.2 Memory Segments and Memory Zones (memzone)

The mapping of physical memory is provided by this feature in the EAL. As physical memory can have gaps, the memory is described in a table of descriptors, and each descriptor (called rte memseg) describes a contiguous portion of memory.

On top of this, the memzone allocator's role is to reserve contiguous portions of physical memory. These zones are identified by a unique name when the memory is reserved.

June 2014 Programmer's Guide Reference Number: 326003-008 23





The <code>rte\_memzone</code> descriptors are also located in the configuration structure. This structure is accessed using <code>rte\_eal\_get\_configuration()</code>. The lookup (by name) of a memory zone returns a descriptor containing the physical address of the memory zone.

Memory zones can be reserved with specific start address alignment by supplying the <code>align</code> parameter (by default, they are aligned to cache line size). The alignment value should be a power of two and not less than the cache line size (64 bytes). Memory zones can also be reserved from either 2 MB or 1 GB hugepages, provided that both are available on the system.



# Malloc Library

The librate malloc library provides an API to allocate any-sized memory.

The objective of this library is to provide malloc-like functions to allow allocation from hugepage memory and to facilitate application porting. The Intel® DPDK API Reference manual describes the available functions.

Typically, these kinds of allocations should not be done in data plane processing because they are slower than pool-based allocation and make use of locks within the allocation and free paths. However, they can be used in configuration code.

Refer to the rte malloc() function description in the *Intel® DPDK API Reference* manual for more information.

#### 4.1 Cookies

When CONFIG RTE MALLOC DEBUG is enabled, the allocated memory contains overwrite protection fields to help identify buffer overflows.

#### 4.2 **Alignment and NUMA Constraints**

The rte malloc() takes an align argument that can be used to request a memory area that is aligned on a multiple of this value (which must be a power of two).

On systems with NUMA support, a call to the rte malloc() function will return memory that has been allocated on the NUMA socket of the core which made the call. A set of APIs is also provided, to allow memory to be explicitly allocated on a NUMA socket directly, or by allocated on the NUMA socket where another core is located, in the case where the memory is to be used by a logical core other than on the one doing the memory allocation.

#### 4.3 **Use Cases**

This library is needed by an application that requires malloc-like functions at initialization time, and does not require the physical address information for the individual memory blocks.

For allocating/freeing data at runtime, in the fast-path of an application, the memory pool library should be used instead.

If a block of memory with a known physical address is needed, e.g. for use by a hardware device, a memory zone should be used.

June 2014 Programmer's Guide Reference Number: 326003-008 25



## 4.4 Internal Implementation

#### 4.4.1 Data Structures

There are two data structure types used internally in the malloc library:

- struct malloc\_heap used to track free space on a per-socket basis
- struct malloc\_elem the basic element of allocation and free-space tracking inside the library.

#### 4.4.1.1 Structure: malloc\_heap

The malloc\_heap structure is used in the library to manage free space on a persocket basis. Internally in the library, there is one heap structure per NUMA node, which allows us to allocate memory to a thread based on the NUMA node on which this thread runs. While this does not guarantee that the memory will be used on that NUMA node, it is no worse than a scheme where the memory is always allocated on a fixed or random node.

The key fields of the heap structure and their function are described below (see also diagram above):

- mz\_count field to count the number of memory zones which have been allocated for heap memory on this NUMA node. The sole use of this value is, in combination with the numa\_socket value, to generate a suitable, unique name for each memory zone.
- lock the lock field is needed to synchronize access to the heap. Given that the free space in the heap is tracked using a linked list, we need a lock to prevent two threads manipulating the list at the same time.
- free\_head this points to the first element in the list of free nodes for this malloc heap.

**Note:** The malloc\_heap structure does not keep track of either the memzones allocated, since there is little point as they cannot be freed. Neither does it track the in-use blocks of memory, since these are never touched except when they are to be freed again - at which point the pointer to the block is an input to the free() function.



struct malloc\_heap mz\_count = 2 free\_head prev prev Memzone 0 Size prev. prev Dummy next\_free element next free size = 0 prev prey state=BUSY Size Memzone 1 prev Pad element Malloc element header. state = BUSY. header. state = PAD. size = < size>, pad = <padsize> pad = <padsize= Free element header(struct malloc\_elem, state = FREE) Free/unallocated data space Used element header(struct malloc\_elem, state = BUSY) Used/allocated data space Pad element header(struct malloc elem, state = PAD) Padding/unavailable space

Figure 3. Example of a malloc heap and malloc elements within the malloc library

#### 4.4.1.2 Structure: malloc\_elem

The <code>malloc\_elem</code> structure is used as a generic header structure for various blocks of memory in a memzone. It is used in three different ways - all shown in the diagram above:

- 1. As a header on a block of free or allocated memory normal case
- 2. As a padding header inside a block of memory
- 3. As an end-of-memzone marker

Generic element pointers

The most important fields in the structure and how they are used are described below.

**Note:** If the usage of a particular field in one of the above three usages is not described, the field can be assumed to have an undefined value in that situation, for example, for padding headers only the "state" and "pad" fields have valid values.

- heap this pointer is a reference back to the heap structure from which this block
  was allocated. It is used for normal memory blocks when they are being freed, to
  add the newly-freed block to the heap's free-list.
- prev this pointer points to the header element/block in the memzone immediately behind the current one. When freeing a block, this pointer is used to reference the previous block to check if that block is also free. If so, then the two free blocks are merged to form a single larger block.

June 2014
Reference Number: 326003-008
Programmer's Guide
27

Free-list element pointers



- next\_free this pointer is used to chain the free-list of unallocated memory blocks together. Again, is it only used in normal memory blocks - on malloc() to find a suitable free block to allocate, and on free() to add the newly freed element to the free-list.
- state This field can have one of three values: "Free", "Busy" or "Pad". The former two, are to indicate the allocation state of a normal memory block, and the latter is to indicate that the element structure is a dummy structure at the end of the start-of-block padding (i.e. where the start of the data within a block is not at the start of the block itself, due to alignment constraints). In this case, the pad header is used to locate the actual malloc element header for the block. For the end-of-memzone structure, this is always a "busy" value, which ensures that no element, on being freed, searches beyond the end of the memzone for other blocks to merge with into a larger free area.
- pad this holds the length of the padding present at the start of the block. In the
  case of a normal block header, it is added to the address of the end of the header
  to give the address of the start of the data area i.e. the value passed back to the
  application on a malloc. Within a dummy header inside the padding, this same
  value is stored, and is subtracted from the address of the dummy header to yield
  the address of the actual block header.
- size the size of the data block, including the header itself. For end-of-memzone structures, this size is given as zero, though it is never actually checked. For normal blocks which are being freed, this size value is used in place of a "next" pointer to identify the location of the next block of memory (so that if it too is free, the two free blocks can be merged into one).

#### 4.4.2 Memory Allocation

When an application makes a call to a malloc-like function, the malloc function will first index the <code>lcore\_config</code> structure for the calling thread, and determine the NUMA node idea of that thread. That is used to index the array of <code>malloc\_heap</code> structures, and the <code>heap\_alloc()</code> function is called with that heap as parameter, along with the requested size, type and alignment parameters.

The heap\_alloc() function will scan the free\_list for the heap, and attempt to find a free block suitable for storing data of the requested size, with the requested alignment constraints. If no suitable block is found - for example, the first time malloc is called for a node, and the free-list is NULL - a new memzone is reserved and set up as heap elements. The setup involves placing a dummy structure at the end of the memzone to act as a sentinel to prevent accesses beyond the end (as the sentinel is marked as BUSY, the malloc library code will never attempt to reference it further), and a proper element header at the start of the memzone. This latter header identifies all space in the memzone, bar the sentinel value at the end, as a single free heap element, and it is then added to the free\_list for the heap.

Once the new memzone has been set up, the scan of the free-list for the heap is redone, and on this occasion should find the newly created, suitable element as the size of memory reserved in the memzone is set to be at least the size of the requested data block plus the alignment - subject to a minimum size specified in the Intel DPDK compile-time configuration.



When a suitable, free element has been identified, the pointer to be returned to the user is calculated, with the space to be provided to the user being at the end of the free block. The cache-line of memory immediately preceding this space is filled with a struct malloc\_elem header: if the remaining space within the block is small e.g. <=128 bytes, then a pad header is used, and the remaining space is wasted. If, however, the remaining space is greater than this, then the single free element block is split into two, and a new, proper, malloc\_elem header is put before the returned data space. [The advantage of allocating the memory from the end of the existing element is that in this case no adjustment of the free list needs to take place - the existing element on the free list just has its size pointer adjusted, and the following element has its "prev" pointer redirected to the newly created element].

#### 4.4.3 Freeing Memory

To free an area of memory, the pointer to the start of the data area is passed to the free function. The size of the <code>malloc\_elem</code> structure is subtracted from this pointer to get the element header for the block. If this header is of type "PAD" then the pad length is further subtracted from the pointer to get the proper element header for the entire block.

From this element header, we get pointers to the heap from which the block came – and to where it must be freed, as well as the pointer to the previous element, and, via the size field, we can calculate the pointer to the next element. These next and previous elements are then checked to see if they too are free, and if so, they are merged with the current elements. This means that we can never have two free memory blocks adjacent to one another, they are always merged into a single block.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide
29



# 5 Ring Library

The ring allows the management of queues. Instead of having a linked list of infinite size, the rte ring has the following properties:

- FIFO
- Maximum size is fixed, the pointers are stored in a table
- · Lockless implementation
- Multi-consumer or single-consumer dequeue
- Multi-producer or single-producer enqueue
- Bulk dequeue Dequeues the specified count of objects if successful; otherwise fails
- Bulk enqueue Enqueues the specified count of objects if successful; otherwise fails
- Burst dequeue Dequeue the maximum available objects if the specified count cannot be fulfilled
- Burst enqueue Enqueue the maximum available objects if the specified count cannot be fulfilled

The advantages of this data structure over a linked list gueue are as follows:

- Faster; only requires a single Compare-And-Swap instruction of sizeof(void \*) instead of several double-Compare-And-Swap instructions.
- Simpler than a full lockless queue.
- Adapted to bulk enqueue/dequeue operations. As pointers are stored in a table, a
  dequeue of several objects will not produce as many cache misses as in a linked
  queue. Also, a bulk dequeue of many objects does not cost more than a dequeue
  of a simple object.


#### The disadvantages:

- Size is fixed
- Having many rings costs more in terms of memory than a linked list queue. An empty ring contains at least N pointers.

A simplified representation of a Ring is shown in Figure 4 with consumer and producer head and tail pointers to objects stored in the data structure.



Figure 4. Ring Structure



## **5.1** References for Ring Implementation in FreeBSD\*

The following code was added in FreeBSD 8.0, and is used in some network device drivers (at least in Intel drivers):

- <u>bufring.c in FreeBSD</u>
- bufring.h in FreeBSD

## **5.2** Lockless Ring Buffer in Linux\*

The following is a link describing the <u>Linux Lockless Ring Buffer Design</u>.

#### 5.3 Additional Features

#### 5.3.1 Name

A ring is identified by a unique name. It is not possible to create two rings with the same name ( $rte\_ring\_create()$ ) returns NULL if this is attempted).

#### 5.3.2 Water Marking

The ring can have a high water mark (threshold). Once an enqueue operation reaches the high water mark, the producer is notified, if the water mark is configured.

This mechanism can be used, for example, to exert a back pressure on  ${\rm I/O}$  to inform the LAN to PAUSE.

#### **5.3.3** Debug

When debug is enabled (CONFIG\_RTE\_LIBRTE\_RING\_DEBUG is set), the library stores some per-ring statistic counters about the number of enqueues/dequeues. These statistics are per-core to avoid concurrent accesses or atomic operations.

June 2014 Programmer's Guide Reference Number: 326003-008



#### 5.4 Use Cases

Use cases for the Ring library include:

- Communication between applications in the Intel<sup>®</sup> DPDK
- Used by memory pool allocator

#### 5.5 Anatomy of a Ring Buffer

This section explains how a ring buffer operates. The ring structure is composed of two head and tail couples; one is used by producers and one is used by the consumers. The figures of the following sections refer to them as prod\_head, prod tail, cons head and cons tail.

Each figure represents a simplified state of the ring, which is a circular buffer. The content of the function local variables is represented on the top of the figure, and the content of ring structure is represented on the bottom of the figure.

#### **5.5.1** Single Producer Enqueue

This section explains what occurs when a producer adds an object to the ring. In this example, only the producer head and tail (prod\_head and prod\_tail) are modified, and there is only one producer.


The initial state is to have a prod\_head and prod\_tail pointing at the same location.

#### 5.5.1.1 Enqueue First Step

First, ring->prod\_head and ring->cons\_tail are copied in local variables. The prod\_next local variable points to the next element of the table, or several elements after in case of bulk enqueue.

If there is not enough room in the ring (this is detected by checking <code>cons\_tail</code>), it returns an error.






#### **5.5.1.2** Enqueue Second Step

The second step is to modify <code>ring->prod\_head</code> in ring structure to point to the same location as <code>prod\_next</code>.

A pointer to the added object is copied in the ring (obj4).



Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)


Programmer's Guide

33



#### 5.5.1.3 Enqueue Last Step

Once the object is added in the ring,  $ring->prod_tail$  in the ring structure is modified to point to the same location as  $ring->prod_head$ . The enqueue operation is finished.



#### **5.5.2** Single Consumer Dequeue

This section explains what occurs when a consumer dequeues an object from the ring. In this example, only the consumer head and tail (cons\_head and cons\_tail) are modified and there is only one consumer.


The initial state is to have a cons\_head and cons\_tail pointing at the same location.

#### 5.5.2.1 Dequeue First Step

First,  $ring->cons\_head$  and  $ring->prod\_tail$  are copied in local variables. The  $cons\_next$  local variable points to the next element of the table, or several elements after in the case of bulk dequeue.

If there are not enough objects in the ring (this is detected by checking prod\_tail), it returns an error.






#### **5.5.2.2** Dequeue Second Step

The second step is to modify  $ring->cons\_head$  in the ring structure to point to the same location as  $cons\_next$ .

The pointer to the dequeued object (obj1) is copied in the pointer given by the user.



Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008


Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide
35



#### 5.5.2.3 Dequeue Last Step

Finally, ring->cons\_tail in the ring structure is modified to point to the same location as ring->cons head. The dequeue operation is finished.



# **5.5.3** Multiple Producers Enqueue

This section explains what occurs when two producers concurrently add an object to the ring. In this example, only the producer head and tail (prod\_head and prod\_tail) are modified.


The initial state is to have a prod head and prod tail pointing at the same location.

#### 5.5.3.1 MC Enqueue First Step

On both cores, <code>ring->prod\_head</code> and <code>ring->cons\_tail</code> are copied in local variables. The <code>prod\_next</code> local variable points to the next element of the table, or several elements after in the case of bulk enqueue.

If there are not enough objects in the ring (this is detected by checking <code>cons\_tail</code>), it returns an error.





### **5.5.3.2** MC Enqueue Second Step

The second step is to modify ring->prod\_head in the ring structure to point to the same location as prod\_next. This operation is done using a Compare And Swap (CAS) instruction, which does the following operations atomically:

- If ring->prod\_head is different to local variable prod\_head, the CAS operation fails, and the code restarts at first step.
- Otherwise, ring->prod\_head is set to local prod\_next, the CAS operation is successful, and processing continues.

In the figure, the operation succeeded on core 1, and step one restarted on core 2.

Intel® Data Plane Development Kit (Intel® DPDK)


June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide






## 5.5.3.3 MC Enqueue Third Step

The CAS operation is retried on core 2 with success.


The core 1 updates one element of the ring (obj4), and the core 2 updates another one (obj5).





#### **5.5.3.4** MC Enqueue Fourth Step


Each core now wants to update ring->prod\_tail. A core can only update it if ring->prod\_tail is equal to the prod\_head local variable. This is only true on core 1. The operation is finished on core 1.



## 5.5.3.5 MC Enqueue Last Step

Once ring->prod\_tail is updated by core 1, core 2 is allowed to update it too. The operation is also finished on core 2.





Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

39




#### 5.5.4 Modulo 32-bit Indexes


In the preceding figures, the <code>prod\_head</code>, <code>prod\_tail</code>, <code>cons\_head</code> and <code>cons\_tail</code> indexes are represented by arrows. In the actual implementation, these values are not between 0 and <code>size(ring)-1</code> as would be assumed. The indexes are between 0 and  $2^{32}$ -1, and we mask their value when we access the pointer table (the ring itself). 32-bit modulo also implies that operations on indexes (such as, add/subtract) will automatically do  $2^{32}$  modulo if the result overflows the 32-bit number range.

The following are two examples that help to explain how indexes are used in a ring.

**Note:** To simplify the explanation, operations with modulo 16-bit are used instead of modulo 32-bit. In addition, the four indexes are defined as unsigned 16-bit integers, as opposed to unsigned 32-bit integers in the more realistic case.



This ring contains 11000 entries.



This ring contains 12536 entries.

**Note:** For ease of understanding, we use modulo 65536 operations in the above examples. In real execution cases, this is redundant for low efficiency, but is done automatically when the result overflows.

The code always maintains a distance between producer and consumer between 0 and size(ring)-1. Thanks to this property, we can do subtractions between 2 index values in a modulo-32bit base: that's why the overflow of the indexes is not a problem.

At any time, entries and free\_entries are between 0 and size(ring)-1, even if only the first term of subtraction has overflowed:

```
uint32_t entries = (prod_tail - cons_head);
uint32 t free entries = (mask + cons tail - prod head);
```



# 5.6 References

- <u>bufring.c in FreeBSD</u> (version 8)
- <u>bufring.h in FreeBSD</u> (version 8)
- <u>Linux Lockless Ring Buffer Design</u>

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

41



# 6 Mempool Library

A memory pool is an allocator of a fixed-sized object. In the Intel® DPDK, it is identified by name and uses a ring to store free objects. It provides some other optional services such as a per-core object cache and an alignment helper to ensure that objects are padded to spread them equally on all DRAM or DDR3 channels.

This library is used by the <u>Mbuf Library</u> and the <u>Environment Abstraction Layer</u> (for logging history).

## 6.1 Cookies

In debug mode (CONFIG\_RTE\_LIBRTE\_MEMPOOL\_DEBUG is enabled), cookies are added at the beginning and end of allocated blocks. The allocated objects then contain overwrite protection fields to help debugging buffer overflows.

## 6.2 Stats

In debug mode (CONFIG\_RTE\_LIBRTE\_MEMPOOL\_DEBUG is enabled), statistics about get from/put in the pool are stored in the mempool structure. Statistics are per-lcore to avoid concurrent access to statistics counters.

# **6.3** Memory Alignment Constraints

Depending on hardware memory configuration, performance can be greatly improved by adding a specific padding between objects. The objective is to ensure that the beginning of each object starts on a different channel and rank in memory so that all channels are equally loaded.

This is particularly true for packet buffers when doing L3 forwarding or flow classification. Only the first 64 bytes are accessed, so performance can be increased by spreading the start addresses of objects among the different channels.

The number of ranks on any DIMM is the number of independent sets of DRAMs that can be accessed for the full data bit-width of the DIMM. The ranks cannot be accessed simultaneously since they share the same data path. The physical layout of the DRAM chips on the DIMM itself does not necessarily relate to the number of ranks.


When running an application, the EAL command line options provide the ability to add the number of memory channels and ranks.

**Note:** The command line must always have the number of memory channels specified for the processor.

Examples of alignment for different DIMM architectures are shown in Figure 5 and Figure 6.




Figure 5. Two Channels and Quad-ranked DIMM Example



In this case, the assumption is that a packet is 16 blocks of 64 bytes, which is not true.

The Intel® 5520 chipset has three channels, so in most cases, no padding is required between objects (except for objects whose size are n x 3 x 64 bytes blocks).

Figure 6. Three Channels and Two Dual-ranked DIMM Example



When creating a new pool, the user can specify to use this feature or not.

#### 6.4 **Local Cache**

In terms of CPU usage, the cost of multiple cores accessing a memory pool's ring of free buffers may be high since each access requires a compare-and-set (CAS) operation. To avoid having too many access requests to the memory pool's ring, the memory pool allocator can maintain a per-core cache and do bulk requests to the memory pool's ring, via the cache with many fewer locks on the actual memory pool structure. In this way, each core has full access to its own cache (with locks) of free objects and only when the cache fills does the core need to shuffle some of the free objects back to the pools ring or obtain more objects when the cache is empty.

While this may mean a number of buffers may sit idle on some core's cache, the speed at which a core can access its own cache for a specific memory pool without locks provides performance gains.


The cache is composed of a small, per-core table of pointers and its length (used as a stack). This cache can be enabled or disabled at creation of the pool.

The maximum size of the cache is static and is defined at compilation time (CONFIG RTE MEMPOOL CACHE MAX SIZE).

Figure 7 shows a cache in operation.



Figure 7. A mempool in Memory with its Associated Ring



## 6.5 Use Cases

All allocations that require a high level of performance should use a pool-based memory allocator. Below are some examples:

- Mbuf Library
- Environment Abstraction Layer, for logging service
- Any application that needs to allocate fixed-sized objects in the data plane and that will be continuously utilized by the system.

June 2014 Reference Number: 326003-008



# 7 Mbuf Library

The mbuf library provides the ability to allocate and free buffers (mbufs) that may be used by the Intel<sup>®</sup> DPDK application to store message buffers. The message buffers are stored in a mempool, using the Mempool Library.

A rte\_mbuf struct can carry network packet buffers (type is RTE\_MBUF\_PKT) or generic control buffers (type is RTE\_MBUF\_CTRL). This can be extended to other types. The rte\_mbuf is kept as small as possible (one cache line if possible).

# 7.1 Design of Packet Buffers

For the storage of the packet data (including protocol headers), two approaches were considered:

- 1. Embed metadata within a single memory buffer the structure followed by a fixed size area for the packet data.
- 2. Use separate memory buffers for the metadata structure and for the packet data.

The advantage of the first method is that it only needs one operation to allocate/free the whole memory representation of a packet. On the other hand, the second method is more flexible and allows the complete separation of the allocation of metadata structures from the allocation of packet data buffers.

The first method was chosen for the Intel® DPDK. The metadata contains control information such as message type, length, pointer to the start of the data and a pointer for additional mbuf structures allowing buffer chaining.

Message buffers that are used to carry network packets can handle buffer chaining where multiple buffers are required to hold the complete packet. This is the case for jumbo frames that are composed of many mbufs linked together through their pkt.next field.

For a newly allocated mbuf, the area at which the data begins in the message buffer is RTE\_PKTMBUF\_HEADROOM bytes after the beginning of the buffer, which is cache aligned. Message buffers may be used to carry control information, packets, events, and so on between different entities in the system. Message buffers may also use their data pointers to point to other message buffer data sections or other structures.

Figure 8 and Figure 9 show some of these scenarios.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide
45



Figure 8. An mbuf with One Segment





Figure 9. An mbuf with Three Segments



The Buffer Manager implements a fairly standard set of buffer access functions to manipulate network packets.

# 7.2 Buffers Stored in Memory Pools

The Buffer Manager uses the <u>Mempool Library</u> to allocate buffers. Therefore, it ensures that the packet header is interleaved optimally across the channels and ranks for L3 processing. An mbuf contains a field indicating the pool that it originated from. When calling  $rte\_ctrlmbuf\_free(m)$  or  $rte\_pktmbuf\_free(m)$ , the mbuf returns to its original pool.

June 2014



#### 7.3 **Constructors**

Packet and control mbuf constructors are provided by the API. The rte pktmbuf init() and rte ctrlmbuf init() functions initialize some fields in the mbuf structure that are not modified by the user once created (mbuf type, origin pool, buffer start address, and so on). This function is given as a callback function to the rte mempool create() function at pool creation time.

#### **Allocating and Freeing mbufs** 7.4

Allocating a new mbuf requires the user to specify the mempool from which the mbuf should be taken. For a packet mbuf, it contains one segment, with a length of 0. The pointer to data is initialized to have some bytes of headroom in the buffer (RTE PKTMBUF HEADROOM). For a control mbuf, it is initialized with data pointing to the beginning of the buffer and a length of zero.

Freeing a mbuf means returning it into its original mempool. The content of an mbuf is not modified when it is stored in a pool (as a free mbuf). Fields initialized by the constructor do not need to be re-initialized at mbuf allocation.

When freeing a packet mbuf that contains several segments, all of them are freed and returned to their original mempool.

#### 7.5 **Manipulating mbufs**

This library provides some functions for manipulating the data in a packet mbuf. For instance:

- Get data length
- Get a pointer to the start of data
- Prepend data before data
- Append data after data
- Remove data at the beginning of the buffer (rte pktmbuf adj())
- Remove data at the end of the buffer (rte pktmbuf trim()) Refer to the Intel® DPDK API Reference for details.

#### **Meta Information** 7.6

Some information is retrieved by the network driver and stored in an mbuf to make processing easier. For instance, the VLAN, the RSS hash result (see Poll Mode Driver) and a flag indicating that the checksum was computed by hardware.

An mbuf also contains the input port (where it comes from), and the number of segment mbufs in the chain.

For chained buffers, only the first mbuf of the chain stores this meta information.



## 7.7 Direct and Indirect Buffers

A direct buffer is a buffer that is completely separate and self-contained. An indirect buffer behaves like a direct buffer but for the fact that the data pointer it contains points to data in another direct buffer. This is useful in situations where packets need to be duplicated or fragmented, since indirect buffers provide the means to reuse the same packet data across multiple buffers.

A buffer becomes indirect when it is "attached" to a direct buffer using the rte\_pktmbuf\_attach() function. Each buffer has a reference counter field and whenever an indirect buffer is attached to the direct buffer, the reference counter on the direct buffer is incremented. Similarly, whenever the indirect buffer is detached, the reference counter on the direct buffer is decremented. If the resulting reference counter is equal to 0, the direct buffer is freed since it is no longer in use.

There are a few things to remember when dealing with indirect buffers. First of all, it is not possible to attach an indirect buffer to another indirect buffer. Secondly, for a buffer to become indirect, its reference counter must be equal to 1, that is, it must not be already referenced by another indirect buffer. Finally, it is not possible to reattach an indirect buffer to the direct buffer (unless it is detached first).

While the attach/detach operations can be invoked directly using the recommended rte\_pktmbuf\_attach() and rte\_pktmbuf\_detach() functions, it is suggested to use the higher-level rte\_pktmbuf\_clone() function, which takes care of the correct initialization of an indirect buffer and can clone buffers with multiple segments.

Since indirect buffers are not supposed to actually hold any data, the memory pool for indirect buffers should be configured to indicate the reduced memory consumption. Examples of the initialization of a memory pool for indirect buffers (as well as use case examples for indirect buffers) can be found in several of the sample applications, for example, the IPv4 Multicast sample application.

# 7.8 Debug

In debug mode (CONFIG\_RTE\_MBUF\_DEBUG is enabled), the functions of the mbuf library perform sanity checks before any operation (such as, buffer corruption, bad type, and so on).

#### 7.9 Use Cases

All networking application should use mbufs to transport network packets.



# Poll Mode Driver

The Intel® DPDK includes 1 Gigabit, 10 Gigabit and 40 Gigabit and para virtualized virtio Poll Mode Drivers.

A Poll Mode Driver (PMD) consists of APIs, provided through the BSD driver running in user space, to configure the devices and their respective queues. In addition, a PMD accesses the RX and TX descriptors directly without any interrupts (with the exception of Link Status Change interrupts) to quickly receive, process and deliver packets in the user's application. This section describes the requirements of the PMDs, their global design principles and proposes a high-level architecture and a generic external API for the Ethernet PMDs.

#### 8.1 **Requirements and Assumptions**

The Intel® DPDK environment for packet processing applications allows for two models, run-to-completion and pipe-line:

- In the run-to-completion model, a specific port's RX descriptor ring is polled for packets through an API. Packets are then processed on the same core and placed on a port's TX descriptor ring through an API for transmission.
- In the pipe-line model, one core polls one or more port's RX descriptor ring through an API. Packets are received and passed to another core via a ring. The other core continues to process the packet which then may be placed on a port's TX descriptor ring through an API for transmission.

In a synchronous run-to-completion model, each logical core assigned to the Intel® DPDK executes a packet processing loop that includes the following steps:

- Retrieve input packets through the PMD receive API
- Process each received packet one at a time, up to its forwarding
- Send pending output packets through the PMD transmit API

Conversely, in an asynchronous pipe-line model, some logical cores may be dedicated to the retrieval of received packets and other logical cores to the processing of previously received packets. Received packets are exchanged between logical cores through rings. The loop for packet retrieval includes the following steps:

- Retrieve input packets through the PMD receive API
- Provide received packets to processing Icores through packet queues

The loop for packet processing includes the following steps:

- Retrieve the received packet from the packet queue
- Process the received packet, up to its retransmission if forwarded

To avoid any unnecessary interrupt processing overhead, the execution environment must not use any asynchronous notification mechanisms. Whenever needed and



appropriate, asynchronous communication should be introduced as much as possible through the use of rings.

Avoiding lock contention is a key issue in a multi-core environment. To address this issue, PMDs are designed to work with per-core private resources as much as possible. For example, a PMD maintains a separate transmit queue per-core, per-port. In the same way, every receive queue of a port is assigned to and polled by a single logical core (lcore).

To comply with Non-Uniform Memory Access (NUMA), memory management is designed to assign to each logical core a private buffer pool in local memory to minimize remote memory access. The configuration of packet buffer pools should take into account the underlying physical memory architecture in terms of DIMMS, channels and ranks. The application must ensure that appropriate parameters are given at memory pool creation time. See <a href="Mempool Library">Mempool Library</a>.

# 8.2 Design Principles

The API and architecture of the Ethernet\* PMDs are designed with the following quidelines in mind.

PMDs must help global policy-oriented decisions to be enforced at the upper application level. Conversely, NIC PMD functions should not impede the benefits expected by upper-level global policies, or worse prevent such policies from being applied.

For instance, both the receive and transmit functions of a PMD have a maximum number of packets/descriptors to poll. This allows a run-to-completion processing stack to statically fix or to dynamically adapt its overall behavior through different global loop policies, such as:

- Receive, process immediately and transmit packets one at a time in a piecemeal fashion.
- Receive as many packets as possible, then process all received packets, transmitting them immediately.
- Receive a given maximum number of packets, process the received packets, accumulate them and finally send all accumulated packets to transmit.

To achieve optimal performance, overall software design choices and pure software optimization techniques must be considered and balanced against available low-level hardware-based optimization features (CPU cache properties, bus speed, NIC PCI bandwidth, and so on). The case of packet transmission is an example of this software/ hardware tradeoff issue when optimizing burst-oriented network packet processing engines. In the initial case, the PMD could export only an <code>rte\_eth\_tx\_one</code> function to transmit one packet at a time on a given queue. On top of that, one can easily build an <code>rte\_eth\_tx\_burst</code> function that loops invoking the <code>rte\_eth\_tx\_one</code> function to transmit several packets at a time. However, an <code>rte\_eth\_tx\_burst</code> function is effectively implemented by the PMD to minimize the driver-level transmit cost per packet through the following optimizations:

• Share among multiple packets the un-amortized cost of invoking the rte\_eth\_tx\_one function.



- Enable the rte\_eth\_tx\_burst function to take advantage of burst-oriented hardware features (prefetch data in cache, use of NIC head/tail registers) to minimize the number of CPU cycles per packet, for example by avoiding unnecessary read memory accesses to ring transmit descriptors, or by systematically using arrays of pointers that exactly fit cache line boundaries and sizes.
- Apply burst-oriented software optimization techniques to remove operations that would otherwise be unavoidable, such as ring index wrap back management.

Burst-oriented functions are also introduced via the API for services that are intensively used by the PMD. This applies in particular to buffer allocators used to populate NIC rings, which provide functions to allocate/free several buffers at a time. For example, an <code>mbuf\_multiple\_alloc</code> function returning an array of pointers to <code>rte\_mbuf</code> buffers which speeds up the receive poll function of the PMD when replenishing multiple descriptors of the receive ring.

# 8.3 Logical Cores, Memory and NIC Queues Relationships

The Intel<sup>®</sup> DPDK supports NUMA allowing for better performance when a processor's logical cores and interfaces utilize its local memory. Therefore, mbuf allocation associated with local PCIe\* interfaces should be allocated from memory pools created in the local memory. The buffers should, if possible, remain on the local processor to obtain the best performance results and RX and TX buffer descriptors should be populated with mbufs allocated from a mempool allocated from local memory.

The run-to-completion model also performs better if packet or data manipulation is in local memory instead of a remote processors memory. This is also true for the pipeline model provided all logical cores used are located on the same processor.

Multiple logical cores should never share receive or transmit queues for interfaces since this would require global locks and hinder performance.

# 8.4 Device Identification and Configuration

## 8.4.1 Device Identification

Each NIC port is uniquely designated by its (bus/bridge, device, function) PCI identifiers assigned by the PCI probing/enumeration function executed at Intel® DPDK initialization. Based on their PCI identifier, NIC ports are assigned two other identifiers:

- A port index used to designate the NIC port in all functions exported by the PMD API.
- A port name used to designate the port in console messages, for administration or debugging purposes. For ease of use, the port name includes the port index.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

51



## 8.4.2 Device Configuration

The configuration of each NIC port includes the following operations:

- Allocate PCI resources
- Reset the hardware (issue a Global Reset) to a well-known default state
- Set up the PHY and the link
- · Initialize statistics counters

The PMD API must also export functions to start/stop the all-multicast feature of a port and functions to set/unset the port in promiscuous mode.

Some hardware offload features must be individually configured at port initialization through specific configuration parameters. This is the case for the Receive Side Scaling (RSS) and Data Center Bridging (DCB) features for example.

## 8.4.3 On-the-Fly Configuration

All device features that can be started or stopped "on the fly" (that is, without stopping the device) do not require the PMD API to export dedicated functions for this purpose.

All that is required is the mapping address of the device PCI registers to implement the configuration of these features in specific functions outside of the drivers.

For this purpose, the PMD API exports a function that provides all the information associated with a device that can be used to set up a given device feature outside of the driver. This includes the PCI vendor identifier, the PCI device identifier, the mapping address of the PCI device registers, and the name of the driver.

The main advantage of this approach is that it gives complete freedom on the choice of the API used to configure, to start, and to stop such features.

As an example, refer to the configuration of the IEEE1588 feature for the Intel® 82576 Gigabit Ethernet Controller and the Intel® 82599 10 Gigabit Ethernet Controllers in the testpmd application.

Other features such as the L3/L4 5-Tuple packet filtering feature of a port can be configured in the same way. Ethernet\* flow control (pause frame) can be configured on the individual port. Refer to the testpmd source code for details. Also, L4 (UDP/TCP/ SCTP) checksum offload by the NIC can be enabled for an individual packet as long as the packet mbuf is set up correctly. Refer to the testpmd source code (specifically the csumonly.c file) for details.

That being said, the support of some offload features implies the addition of dedicated status bit(s) and value field(s) into the rte\_mbuf data structure, along with their appropriate handling by the receive/transmit functions exported by each PMD.

For instance, this is the case for the IEEE1588 packet timestamp mechanism, the VLAN tagging and the IP checksum computation, as described in the Section 7.6 "Meta Information" on page 47.



### 8.4.4 Configuration of Transmit and Receive Queues

Each transmit queue is independently configured with the following information:

- The number of descriptors of the transmit ring
- The socket identifier used to identify the appropriate DMA memory zone from which to allocate the transmit ring in NUMA architectures
- The values of the Prefetch, Host and Write-Back threshold registers of the transmit queue
- The *minimum* transmit packets to free threshold (tx\_free\_thresh). When the number of descriptors used to transmit packets exceeds this threshold, the network adaptor should be checked to see if it has written back descriptors. A value of 0 can be passed during the TX queue configuration to indicate the default value should be used. The default value for tx\_free\_thresh is 32. This ensures that the PMD does not search for completed descriptors until at least 32 have been processed by the NIC for this queue.
- The *minimum* RS bit threshold. The minimum number of transmit descriptors to use before setting the Report Status (RS) bit in the transmit descriptor. Note that this parameter may only be valid for Intel 10 GbE network adapters. The RS bit is set on the last descriptor used to transmit a packet if the number of descriptors used since the last RS bit setting, up to the first descriptor used to transmit the packet, exceeds the transmit RS bit threshold (tx\_rs\_thresh). In short, this parameter controls which transmit descriptors are written back to host memory by the network adapter. A value of 0 can be passed during the TX queue configuration to indicate that the default value should be used. The default value for tx\_rs\_thresh is 32. This ensures that at least 32 descriptors are used before the network adapter writes back the most recently used descriptor. This saves upstream PCIe\* bandwidth resulting from TX descriptor write-backs. It is important to note that the TX Write-back threshold (TX wthresh) should be set to 0 when tx\_rs\_thresh is greater than 1. Refer to the Intel® 82599 10 Gigabit Ethernet Controller Datasheet for more details.

The following constraints must be satisfied for tx free thresh and tx rs thresh:

- tx\_rs\_thresh must be greater than 0.
- tx rs thresh must be less than the size of the ring minus 2.
- tx rs thresh must be less than or equal to tx free thresh.
- tx free thresh must be greater than 0.
- tx free thresh must be less than the size of the ring minus 3.
- For optimal performance, TX wthresh should be set to 0 when tx\_rs\_thresh is greater than 1.

One descriptor in the TX ring is used as a sentinel to avoid a hardware race condition, hence the maximum threshold constraints.

**Note:** When configuring for DCB operation, at port initialization, both the number of transmit gueues and the number of receive gueues must be set to 128.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide



## 8.5 Poll Mode Driver API

#### 8.5.1 Generalities

By default, all functions exported by a PMD are lock-free functions that are assumed not to be invoked in parallel on different logical cores to work on the same target object. For instance, a PMD receive function cannot be invoked in parallel on two logical cores to poll the same RX queue of the same port. Of course, this function can be invoked in parallel by different logical cores on different RX queues. It is the responsibility of the upper-level application to enforce this rule.

If needed, parallel accesses by multiple logical cores to shared queues can be explicitly protected by dedicated inline lock-aware functions built on top of their corresponding lock-free functions of the PMD API.

## **8.5.2 Generic Packet Representation**

A packet is represented by an rte\_mbuf structure, which is a generic metadata structure containing all necessary housekeeping information. This includes fields and status bits corresponding to offload hardware features, such as checksum computation of IP headers or VLAN tags.

The rte\_mbuf data structure includes specific fields to represent, in a generic way, the offload features provided by network controllers. For an input packet, most fields of the rte\_mbuf structure are filled in by the PMD receive function with the information contained in the receive descriptor. Conversely, for output packets, most fields of rte\_mbuf structures are used by the PMD transmit function to initialize transmit descriptors.

The mbuf structure is fully described in the Mbuf Library chapter.

#### 8.5.3 Ethernet Device API

The Ethernet device API exported by the Ethernet PMDs is described in the *Intel® DPDK API Reference*.

### 8.6 Vector PMD for IXGBE

Vector PMD uses Intel<sup>®</sup> SIMD instructions to optimize packet I/O. It improves load/ store bandwidth efficiency of L1 data cache by using a wider SSE/AVX register<sup>1</sup> (1). The wider register gives space to hold multiple packet buffers so as to save instruction number when processing bulk of packets.

There is no change to PMD API. The RX/TX handler are the only two entries for vPMD packet I/O. They are transparently registered at runtime RX/TX execution if all condition checks pass.

June 2014 Reference Number: 326003-008



1. To date, only an SSE version of IXGBE vPMD is available. To ensure that vPMD is in the binary code, ensure that the option CONFIG RTE IXGBE INC VECTOR=y is in the configure file.

Some constraints apply as pre-conditions for specific optimizations on bulk packet transfers. The following sections explain RX and TX constraints in the vPMD.

#### 8.6.1 **RX Constraints**

#### 8.6.1.1 **Prerequisites and Pre-conditions**

The following prerequisites apply:

- To enable vPMD to work for RX, bulk allocation for Rx must be allowed.
- The RTE LIBRTE IXGBE RX ALLOW BULK ALLOC=y configuration MACRO must be set before compiling the code.

Ensure that the following pre-conditions are satisfied:

- rxq->rx\_free\_thresh>= RTE\_PMD\_IXGBE\_RX\_MAX\_BURST
- rxq->rx\_free\_thresh < rxq->nb\_rx\_desc
- (rxq->nb rx desc % rxq->rx free thresh) == 0
- rxq->nb\_rx\_desc < (IXGBE\_MAX\_RING\_DESC -RTE PMD IXGBE RX MAX BURST)

These conditions are checked in the code.

Scattered packets are not supported in this mode. If an incoming packet is greater than the maximum acceptable length of one "mbuf" data size (by default, the size is 2 KB), vPMD for RX would be disabled.

By default, IXGBE MAX RING DESC is set to 4096 and RTE PMD IXGBE RX MAX BURST is set to 32.

#### 8.6.1.2 Feature not Supported by RX Vector PMD

Some features are not supported when trying to increase the throughput in vPMD. They are:

- IEEE1588
- FDIR
- Header split
- · RX checksum offload

Other features are supported using optional MACRO configuration. They include:

- HW VLAN strip
- HW extend dual VLAN
- Enabled by RX\_OLFLAGS (RTE\_IXGBE\_RX\_OLFLAGS\_DISABLE=n)



To guarantee the constraint, configuration flags in dev\_conf.rxmode will be checked:

- hw\_vlan\_strip
- hw\_vlan\_extend
- hw\_ip\_checksum
- header\_split
- dev\_conf

fdir conf->mode will also be checked.

#### **8.6.1.3** RX Burst Size

As vPMD is focused on high throughput, it assumes that the RX burst size is equal to or greater than 32 per burst. It returns zero if using nb\_pkt < 32 as the expected packet number in the receive handler.

#### 8.6.2 TX Constraint

#### 8.6.2.1 Prerequisite

The only prerequisite is related to  $tx_rs_thresh$ . The  $tx_rs_thresh$  value must be greater than or equal to  $RTE_PMD_IXGBE_TX_MAX_BURST$ , but less or equal to  $RTE_IXGBE_TX_MAX_FREE_BUF_SZ$ . Consequently, by default the  $tx_rs_thresh$  value is in the range 32 to 64.

#### 8.6.2.2 Feature not Supported by RX Vector PMD

TX vPMD only works when txq flags is set to IXGBE SIMPLE FLAGS.

This means that it does not support TX multi-segment, VLAN offload and TX csum offload. The following MACROs are used for these three features:

- ETH\_TXQ\_FLAGS\_NOMULTSEGS
- ETH TXQ FLAGS NOVLANOFFL
- ETH\_TXQ\_FLAGS\_NOXSUMSCTP
- ETH\_TXQ\_FLAGS\_NOXSUMUDP
- ETH\_TXQ\_FLAGS\_NOXSUMTCP

## **8.6.3** Sample Application Notes

#### 8.6.3.1 testpmd

By default, using CONFIG\_RTE\_IXGBE\_RX\_OLFLAGS\_DISABLE=n:

./x86\_64-native-linuxapp-gcc/app/testpmd -c 300 -n 4 -- -i --burst=32 -rxfreet=32 --mbcache=250 --txpt=32 --rxht=8 --rxwt=0 --txfreet=32 --txrst=32
--txqflags=0xf01



When <code>CONFIG\_RTE\_IXGBE\_RX\_OLFLAGS\_DISABLE=y</code>, better performance can be achieved:

```
./x86 64-native-linuxapp-gcc/app/testpmd -c 300 -n 4 -- -i --burst=32 --
rxfreet=32 -- mbcache=250 --txpt=32 --rxht=8 --rxwt=0 --txfreet=32 --
txrst=32 --txqflags=0xf01 -
-disable-hw-vlan
```

If scatter gather lists are not required, set  ${\tt CONFIG}$  RTE  ${\tt MBUF}$   ${\tt SCATTER}$   ${\tt GATHER}{\tt =}n$ for better throughput.

#### 8.6.3.2 **I3fwd**

When running 13fwd with vPMD, there is one thing to note. In the configuration, ensure that port conf.rxmode.hw ip checksum=0. Otherwise, by default, RX vPMD is disabled.

#### 8.6.3.3 load\_balancer

As in the case of 13fwd, set configure port conf.rxmode.hw ip checksum=0 to enable vPMD. In addition, for improved performance, use -bsz "(32, 32), (64, 64), (32, 32) " in load balancer to avoid using the default burst size of 144.



# 9 I40E/IXGBE/IGB Virtual Function Driver

Supported Intel<sup>®</sup> Ethernet Controllers (see the *Intel*<sup>®</sup> *DPDK Release Notes* for details) support the following modes of operation in a virtualized environment:

- **SR-IOV mode**: Involves direct assignment of part of the port resources to different guest operating systems using the PCI-SIG Single Root I/O Virtualization (SR IOV) standard, also known as "native mode" or "pass-through" mode. In this chapter, this mode is referred to as IOV mode.
- **VMDq mode**: Involves central management of the networking resources by an IO Virtual Machine (IOVM) or a Virtual Machine Monitor (VMM), also known as "software switch acceleration" mode. In this chapter, this mode is referred to as the Next Generation VMDq mode.

# 9.1 SR-IOV Mode Utilization in an Intel® DPDK Environment

The Intel® DPDK uses the SR-IOV feature for hardware-based I/O sharing in IOV mode. Therefore, it is possible to partition SR-IOV capability on Ethernet controller NIC resources logically and expose them to a virtual machine as a separate PCI function called a "Virtual Function". Refer to Figure 10.

Therefore, a NIC is logically distributed among multiple virtual machines (as shown in Figure 10), while still having global data in common to share with the Physical Function and other Virtual Functions. The Intel® DPDK i40evf, igbvf or ixgbevf as a Poll Mode Driver (PMD) serves for the Intel® 82576 Gigabit Ethernet Controller, Intel® Ethernet Controller I350 family, Intel® 82599 10 Gigabit Ethernet Controller NIC, or Intel® Fortville 10/40 Gigabit Ethernet Controller NIC's virtual PCI function. Meanwhile the Intel® DPDK Poll Mode Driver (PMD) also supports "Physical Function" of such NIC's on the host.

The Intel® DPDK PF/VF Poll Mode Driver (PMD) supports the Layer 2 switch on Intel® 82576 Gigabit Ethernet Controller, Intel® Ethernet Controller I350 family, Intel® 82599 10 Gigabit Ethernet Controller, and Intel® Fortville 10/40 Gigabit Ethernet Controller NICs so that guest can choose it for inter virtual machine traffic in SR-IOV mode.

For more detail on SR-IOV, please refer to the following documents:

- SR-IOV provides hardware based I/O sharing
- PCI-SIG-Single Root I/O Virtualization Support on IA
- Scalable I/O Virtualized Servers



VM VM VM VM VM Virtual NIC Virtual NIC VF Driver VF Driver VF Driver Virtual Machine Virtual Switch PF Driver (VMM) Intel® VT-d PCI Express\* Virtual Function Virtual Function **Virtual Function Physical Function** BARS BARS Descriptors, etc Descriptors, etc Descriptors, etc Descriptors, etc. Virtual Ethernet Bridge and Classifier Intel® Ethernet with SR-IOV

Virtualization for a Single Port NIC in SR-IOV Mode Figure 10.

#### 9.1.1 **Physical and Virtual Function Infrastructure**

The following describes the Physical Function and Virtual Functions infrastructure for the supported Ethernet Controller NICs.

Virtual Functions operate under the respective Physical Function on the same NIC Port and therefore have no access to the global NIC resources that are shared between other functions for the same NIC port.

A Virtual Function has basic access to the queue resources and control structures of the queues assigned to it. For global resource access, a Virtual Function has to send a request to the Physical Function for that port, and the Physical Function operates on the global resources on behalf of the Virtual Function. For this out-of-band communication, an SR-IOV enabled NIC provides a memory buffer for each Virtual Function, which is called a "Mailbox".

#### Intel® Fortville 10/40 Gigabit Ethernet Controller VF 9.1.1.1 **Infrastructure**

In a virtualized environment, the programmer can enable a maximum of 128 Virtual Functions (VF) globally per Intel® Fortville 10/40 Gigabit Ethernet Controller NIC device. Each VF can have a maximum of 16 queue pairs. The Physical Function in host could be either configured by the Linux\* i40e driver (in the case of the Linux



Kernel-based Virtual Machine [KVM]) or by DPDK PMD PF driver. When using both DPDK PMD PF/VF drivers, the whole NIC will be taken over by DPDK based application.

#### For example,

• Using Linux\* i40e driver:

```
rmmod i40e (To remove the i40e module)
insmod i40e.ko max_vfs=2,2 (To enable two Virtual Functions per
port)
```

• Using the Intel® DPDK PMD PF i40e driver:

Kernel Params: iommu=pt, intel\_iommu=on

```
modprobe uio
insmod igb_uio
./dpdk_nic_bind.py -b igb_uio bb:ss.f
echo 2 > /sys/bus/pci/devices/0000\:bb\:ss.f/max_vfs (To enable
two VFs on a specific PCI device)
```

Launch the Intel® DPDK testpmd/example or your own host daemon application using the Intel® DPDK PMD library.

Virtual Function enumeration is performed in the following sequence by the Linux\* pci driver for a dual-port NIC. When you enable the four Virtual Functions with the above command, the four enabled functions have a Function# represented by (Bus#, Device#, Function#) in sequence starting from 0 to 3. However:

- Virtual Functions 0 and 2 belong to Physical Function 0
- Virtual Functions 1 and 3 belong to Physical Function 1

**Note:** The above is an important consideration to take into account when targeting specific packets to a selected port.

## 9.1.1.2 Intel® 82599 10 Gigabit Ethernet Controller VF Infrastructure

The programmer can enable a maximum of 63 Virtual Functions and there must be one Physical Function per Intel® 82599 10 Gigabit Ethernet Controller NIC port. The reason for this is that the device allows for a maximum of 128 queues per port and a virtual/physical function has to have at least one queue pair (RX/TX). The current implementation of the Intel® DPDK ixgbevf driver supports a single queue pair (RX/TX) per Virtual Function. The Physical Function in host could be either configured by the Linux\* ixgbe driver (in the case of the Linux Kernel-based Virtual Machine [KVM]) or by DPDK PMD PF driver. When using both DPDK PMD PF/VF drivers, the whole NIC will be taken over by DPDK based application.

#### For example,

• Using Linux\* ixgbe driver:

```
rmmod ixgbe (To remove the ixgbe module)
insmod ixgbe max_vfs=2,2 (To enable two Virtual Functions per
port)
```

Using the Intel® DPDK PMD PF ixgbe driver:



#### Kernel Params: iommu=pt, intel iommu=on

```
modprobe uio
insmod igb uio
./dpdk nic bind.py -b igb uio bb:ss.f
echo 2 > /sys/bus/pci/devices/0000\:bb\:ss.f/max vfs (To enable
two VFs on a specific PCI device)
```

Launch the Intel<sup>®</sup> DPDK testpmd/example or your own host daemon application using the Intel® DPDK PMD library.

Virtual Function enumeration is performed in the following sequence by the Linux\* pci driver for a dual-port NIC. When you enable the four Virtual Functions with the above command, the four enabled functions have a Function# represented by (Bus#, Device#, Function#) in sequence starting from 0 to 3. However:

- Virtual Functions 0 and 2 belong to Physical Function 0
- Virtual Functions 1 and 3 belong to Physical Function 1

Note: The above is an important consideration to take into account when targeting specific packets to a selected port.

#### Intel® 82576 Gigabit Ethernet Controller and Intel® Ethernet 9.1.1.3 **Controller I350 Family VF Infrastructure**

In a virtualized environment, an Intel<sup>®</sup> 82576 Gigabit Ethernet Controller serves up to eight virtual machines (VMs). The controller has 16 TX and 16 RX gueues. They are generally referred to (or thought of) as queue pairs (one TX and one RX queue). This gives the controller 16 queue pairs.

A pool is a group of queue pairs for assignment to the same VF, used for transmit and receive operations. The controller has eight pools, with each pool containing two queue pairs, that is, two TX and two RX queues assigned to each VF.

In a virtualized environment, an Intel® Ethernet Controller I350 family device serves up to eight virtual machines (VMs) per port. The eight queues can be accessed by eight different VMs if configured correctly (the i350 has 4x1GbE ports each with 8T X and 8 RX queues), that means, one Transmit and one Receive queue assigned to each VF.

#### For example,

• Using Linux\* igb driver:

```
rmmod igb (To remove the igb module)
insmod igb max vfs=2,2 (To enable two Virtual Functions per port)
```

Using Intel® DPDK PMD PF igb driver:

```
Kernel Params: iommu=pt, intel iommu=on modprobe uio
insmod igb uio
./dpdk nic bind.py -b igb uio bb:ss.f
echo 2 > /sys/bus/pci/devices/0000\:bb\:ss.f/max vfs (To enable
two VFs on a specific pci device)
```

#### I40E/IXGBE/IGB Virtual Function Driver



Launch Intel® DPDK testpmd/example or your own host daemon application using the Intel® DPDK PMD library.

Virtual Function enumeration is performed in the following sequence by the Linux\* pci driver for a four-port NIC. When you enable the four Virtual Functions with the above command, the four enabled functions have a Function# represented by (Bus#, Device#, Function#) in sequence, starting from 0 to 7. However:

- Virtual Functions 0 and 4 belong to Physical Function 0
- Virtual Functions 1 and 5 belong to Physical Function 1
- Virtual Functions 2 and 6 belong to Physical Function 2
- Virtual Functions 3 and 7 belong to Physical Function 3

**Note:** The above is an important consideration to take into account when targeting specific packets to a selected port.

## 9.1.2 Validated Hypervisors

The validated hypervisor is:

• KVM (Kernel Virtual Machine) with Qemu, version 0.14.0

However, the hypervisor is bypassed to configure the Virtual Function devices using the Mailbox interface, the solution is hypervisor-agnostic. Xen\* and VMware\* (when SR- IOV is supported) will also be able to support the Intel® DPDK with Virtual Function driver support.

## 9.1.3 Expected Guest Operating System in Virtual Machine

The expected guest operating systems in a virtualized environment are:

- Fedora\* 14 (64-bit)
- Ubuntu\* 10.04 (64-bit)

For supported kernel versions, refer to the *Intel*® *DPDK Release Notes*.

#### 9.2 Setting Up a KVM Virtual Machine Monitor

The following describes a target environment:

- Host Operating System: Fedora 14
- Hypervisor: KVM (Kernel Virtual Machine) with Qemu version 0.14.0
- · Guest Operating System: Fedora 14
- Linux Kernel Version: Refer to the Intel® DPDK Getting Started Guide
- Target Applications: 12fwd, 13fwd-vf

The setup procedure is as follows:

1. Before booting the Host OS, open **BIOS setup** and enable **Intel® VT features**.



- 2. While booting the Host OS kernel, pass the intel\_iommu=on kernel command line argument using GRUB. When using Intel® DPDK PF driver on host, pass the iommu=pt kernel command line argument in GRUB.
- Download qemu-kvm-0.14.0 from <a href="http://sourceforge.net/projects/kvm/files/gemu-kvm/">http://sourceforge.net/projects/kvm/files/gemu-kvm/</a> and install it in the Host OS using the following steps:

When using a recent kernel (2.6.25+) with kvm modules included:

```
tar xzf qemu-kvm-release.tar.gz
cd qemu-kvm-release
./configure --prefix=/usr/local/kvm
make
sudo make install
sudo /sbin/modprobe kvm-intel
```

When using an older kernel, or a kernel from a distribution without the  ${\tt kvm}$  modules, you must download (from the same link), compile and install the modules yourself:

```
tar xjf kvm-kmod-release.tar.bz2
cd kvm-kmod-release
./configure
make
sudo make install
sudo /sbin/modprobe kvm-intel
```

qemu-kvm installs in the /usr/local/bin directory.

For more details about KVM configuration and usage, please refer to: http://www.linux-kvm.org/page/HOWTO1.

- 4. Create a Virtual Machine and install Fedora 14 on the Virtual Machine. This is referred to as the Guest Operating System (Guest OS).
- 5. Download and install the latest ixgbe driver from: http://downloadcenter.intel.com/Detail Desc.aspx?agr=Y&DwnldID=14687
- 6. In the Host OS

When using Linux kernel ixgbe driver, unload the Linux ixgbe driver and reload it with the max\_vfs=2,2 argument:

```
rmmod ixgbe
"modprobe ixgbe max vfs=2,2"
```

When using DPDK PMD PF driver, insert Intel<sup>®</sup> DPDK kernel module <code>igb\_uio</code> and set the number of VF by sysfs max\_vfs:

```
modprobe uio
insmod igb_uio
./dpdk_nic_bind.py -b igb_uio 02:00.0 02:00.1 0e:00.0 0e:00.1
echo 2 > /sys/bus/pci/devices/0000\:02\:00.0/max_vfs
echo 2 > /sys/bus/pci/devices/0000\:02\:00.1/max_vfs
echo 2 > /sys/bus/pci/devices/0000\:0e\:00.0/max_vfs
echo 2 > /sys/bus/pci/devices/0000\:0e\:00.1/max_vfs
```



**Note:** You need to explicitly specify number of vfs for each port, for example, in the command above, it creates two vfs for the first two ixgbe ports.

Let say we have a machine with four physical ixgbe ports:

```
0000:02:00.0
0000:02:00.1
0000:0e:00.0
0000:0e:00.1
```

The command above creates two vfs for device 0000:02:00.0:

```
ls -alrt /sys/bus/pci/devices/0000\:02\:00.0/virt*
lrwxrwxrwx. 1 root root 0 Apr 13 05:40 /sys/bus/pci/devices/0000:02:00.0/
virtfn1 -> ../0000:02:10.2
lrwxrwxrwx. 1 root root 0 Apr 13 05:40 /sys/bus/pci/devices/0000:02:00.0/
virtfn0 -> ../0000:02:10.0
```

It also creates two vfs for device 0000:02:00.1:

```
ls -alrt /sys/bus/pci/devices/0000\:02\:00.1/virt*
lrwxrwxrwx. 1 root root 0 Apr 13 05:51 /sys/bus/pci/devices/0000:02:00.1/
virtfn1 -> ../0000:02:10.3
lrwxrwxrwx. 1 root root 0 Apr 13 05:51 /sys/bus/pci/devices/0000:02:00.1/
virtfn0 -> ../0000:02:10.1
```

- 7. List the PCI devices connected and notice that the Host OS shows two Physical Functions (traditional ports) and four Virtual Functions (two for each port). This is the result of the previous step.
- 8. Insert the pci\_stub module to hold the PCI devices that are freed from the default driver using the following command (see http://www.linux-kvm.org/page/How\_to\_assign\_devices\_with\_VT-d\_in\_KVM Section 4 for more information):

```
sudo /sbin/modprobe pci-stub
```

Unbind the default driver from the PCI devices representing the Virtual Functions. A script to perform this action is as follows:

```
echo "8086 10ed" > /sys/bus/pci/drivers/pci-stub/new_id
echo 0000:08:10.0 > /sys/bus/pci/devices/0000:08:10.0/driver/unbind
echo 0000:08:10.0 > /sys/bus/pci/drivers/pci-stub/bind
```

where, 0000:08:10.0 belongs to the Virtual Function visible in the Host OS.

9. Now, start the Virtual Machine by running the following command:

```
/usr/local/kvm/bin/qemu-system-x86_64 -m 4096 -smp 4 -boot c -hda lucid.qcow2 -device pci-assign,host=08:10.0
```

#### where:

- -m = memory to assign
- -smp = number of smp cores
- -boot = boot option



- -hda = virtual disk image
- -device = device to attach

#### Note:

- The pci-assign, host=08:10.0 value indicates that you want to attach a PCI device to a Virtual Machine and the respective (Bus:Device.Function) numbers should be passed for the Virtual Function to be attached.
- gemu-kvm-0.14.0 allows a maximum of four PCI devices assigned to a VM, but this is gemu-kvm version dependent since gemu-kvm-0.14.1 allows a maximum of five PCI devices.
- gemu-system-x86 64 also has a -cpu command line option that is used to select the cpu model to emulate in a Virtual Machine. Therefore, it can be used as:

```
/usr/local/kvm/bin/qemu-system-x86 64 -cpu ?
```

(to list all available cpu\_models)

```
/usr/local/kvm/bin/qemu-system-x86 64 -m 4096 -cpu host -smp 4 -boot c -
hda lucid.qcow2 -device pci-assign, host=08:10.0
```

(to use the same cpu\_model equivalent to the host cpu)

For more information, please refer to: http://wiki.qemu.org/Features/CPUModels.

10. Install and run DPDK host app to take over the Physical Function. Eq.

```
make install T=x86 64-native-linuxapp-gcc
./x86 64-native-linuxapp-gcc/app/testpmd -c f -n 4 -- -i
```

- 11. Finally, access the Guest OS using <code>vncviewer</code> with the <code>localhost:5900</code> port and check the lspci command output in the Guest OS. The virtual functions will be listed as available for use.
- 12. Configure and install the Intel $^{\$}$  DPDK with an x86\_64-native-linuxapp-gcc configuration on the Guest OS as normal, that is, there is no change to the normal installation procedure.

```
make config T=x86 64-native-linuxapp-gcc O=x86 64-native-linuxapp-gcc
cd x86 64-native-linuxapp-gcc
make
```

**Note:** If you are unable to compile the Intel® DPDK and you are getting "error: CPU you selected does not support x86-64 instruction set", power off the Guest OS and start the virtual machine with the correct -cpu option in the gemu- system-x86 64 command as shown in step 9. You must select the best x86 64 cpu model to emulate or you can select host option if available.


**Note:** Run the Intel<sup>®</sup> DPDK 12fwd sample application in the Guest OS with Hugepages enabled. For the expected benchmark performance, you must pin the cores from the Guest OS to the Host OS (taskset can be used to do this) and you must also look at the PCI Bus layout on the board to ensure you are not running the traffic over the QPI Inteface.



#### Note:

- The Virtual Machine Manager (the Fedora package name is <code>virt-manager</code>) is a utility for virtual machine management that can also be used to create, start, stop and delete virtual machines. If this option is used, step 2 and 6 in the instructions provided will be different.
- virsh, a command line utility for virtual machine management, can also be used to bind and unbind devices to a virtual machine in Ubuntu. If this option is used, step 6 in the instructions provided will be different.
- The Virtual Machine Monitor (see Figure 11) is equivalent to a Host OS with KVM installed as described in the instructions.

Figure 11. Performance Benchmark Setup



# 9.3 Intel® DPDK SR-IOV PMD PF/VF Driver Usage Model

## 9.3.1 Fast Host-based Packet Processing


Software Defined Network (SDN) trends are demanding fast host-based packet handling. In a virtualization environment, the Intel<sup>®</sup> DPDK VF PMD driver performs the same throughput result as a non-VT native environment.

With such host instance fast packet processing, lots of services such as filtering, QoS, DPI can be offloaded on the host fast path.

Figure 12 shows the scenario where some VMs directly communicate externally via a VFs, while others connect to a virtual switch and share the same uplink bandwidth.



Figure 12. **Fast Host-based Packet Processing** 



#### SR-IOV (PF/VF) Approach for Inter-VM 9.4 Communication

Inter-VM data communication is one of the traffic bottle necks in virtualization platforms. SR-IOV device assignment helps a VM to attach the real device, taking advantage of the bridge in the NIC. So VF-to-VF traffic within the same physical port (VM0<->VM1) have hardware acceleration. However, when VF crosses physical ports (VM0<->VM2), there is no such hardware bridge. In this case, the Intel® DPDK PMD PF driver provides host forwarding between such VMs.


Figure 13 shows an example. In this case an update of the MAC address lookup tables in both the NIC and host Intel® DPDK application is required.

In the NIC, writing the destination of a MAC address belongs to another cross device VM to the PF specific pool. So when a packet comes in, its destination MAC address will match and forward to the host Intel® DPDK PMD application.

In the host Intel® DPDK application, the behavior is similar to L2 forwarding, that is, the packet is forwarded to the correct PF pool. The SR-IOV NIC switch forwards the packet to a specific VM according to the MAC destination address which belongs to the destination VF on the VM.



Figure 13. Inter-VM Communication





# 10 Driver for VM Emulated Devices

The Intel® DPDK EM poll mode driver supports the following emulated devices:

- qemu-kvm emulated Intel<sup>®</sup> 82540EM Gigabit Ethernet Controller (qemu e1000 device)
- VMware\* emulated Intel<sup>®</sup> 82545EM Gigabit Ethernet Controller
- VMware emulated Intel<sup>®</sup> 8274L Gigabit Ethernet Controller.

# 10.1 Validated Hypervisors

The validated hypervisors are:

- KVM (Kernel Virtual Machine) with Qemu, version 0.14.0
- KVM (Kernel Virtual Machine) with Qemu, version 0.15.1
- VMware ESXi 5.0, Update 1

# 10.2 Recommended Guest Operating System in Virtual Machine

The recommended guest operating system in a virtualized environment is:

Fedora\* 18 (64-bit)

For supported kernel versions, refer to the Intel® DPDK Release Notes.

# 10.3 Setting Up a KVM Virtual Machine

The following describes a target environment:

- · Host Operating System: Fedora 14
- Hypervisor: KVM (Kernel Virtual Machine) with Qemu version, 0.14.0
- Guest Operating System: Fedora 14
- Linux Kernel Version: Refer to the Intel® DPDK Getting Started Guide
- Target Applications: testpmd

The setup procedure is as follows:

 Download qemu-kvm-0.14.0 from <a href="http://sourceforge.net/projects/kvm/files/qemu-kvm/">http://sourceforge.net/projects/kvm/files/qemu-kvm/</a> and install it in the Host OS using the following steps:

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

69



When using a recent kernel (2.6.25+) with kvm modules included:

```
tar xzf qemu-kvm-release.tar.gz cd qemu-kvm-release
./configure --prefix=/usr/local/kvm
make
sudo make install
sudo /sbin/modprobe kvm-intel
```

When using an older kernel or a kernel from a distribution without the kvm modules, you must download (from the same link), compile and install the modules yourself:

```
tar xjf kvm-kmod-release.tar.bz2
cd kvm-kmod-release
./configure
make
sudo make install
sudo /sbin/modprobe kvm-intel
```

Note that qemu-kvm installs in the /usr/local/bin directory.

For more details about KVM configuration and usage, please refer to: <a href="http://www.linux-kvm.org/page/HOWTO1">http://www.linux-kvm.org/page/HOWTO1</a>.

- 2. Create a Virtual Machine and install Fedora 14 on the Virtual Machine. This is referred to as the Guest Operating System (Guest OS).
- 3. Start the Virtual Machine with at least one emulated e1000 device.

**Note:** The Qemu provides several choices for the emulated network device backend. Most commonly used is a TAP networking backend that uses a TAP networking device in the host. For more information about Qemu supported networking backends and different options for configuring networking at Qemu, please refer to:

- http://www.linux-kvm.org/page/Networking
- http://wiki.gemu.org/Documentation/Networking
- http://gemu.weilnetz.de/gemu-doc.html

For example, to start a VM with two emulated e1000 devices, issue the following command:

```
/usr/local/kvm/bin/qemu-system-x86_64 -cpu host -smp 4 -hda qemu1.raw -m 1024 -net nic,model=e1000,vlan=1,macaddr=DE:AD:1E:00:00:01 -net tap,vlan=1,ifname=tapvm01,script=no,downscript=no -net nic,model=e1000,vlan=2,macaddr=DE:AD:1E:00:00:02 -net tap,vlan=2,ifname=tapvm02,script=no,downscript=no
```

#### where:

- -m = memory to assign
- -smp = number of smp cores



```
- hda = virtual disk image
```

This command starts a new virtual machine with two emulated 82540EM devices, backed up with two TAP networking host interfaces, tapvm01 and tapvm02.

```
# ip tuntap show
tapvm01: tap
tapvm02: tap
```

- 4. Configure your TAP networking interfaces using ip/ifconfig tools.
- 5. Log in to the guest OS and check that the expected emulated devices exist:

```
# lspci -d 8086:100e
00:04.0 Ethernet controller: Intel Corporation 82540EM Gigabit
Ethernet Controller (rev 03)
00:05.0 Ethernet controller: Intel Corporation 82540EM Gigabit
Ethernet Controller (rev 03)
```

6. Install the Intel® DPDK and run testpmd.

#### **Known Limitations of Emulated Devices** 10.4

The following are known limitations:

1. The Qemu e1000 RX path does not support multiple descriptors/buffers per packet. Therefore, rte mbuf should be big enough to hold the whole packet. For example, to allow testpmd to receive jumbo frames, use the following:

```
testpmd [options] -- --mbuf-size=<your-max-packet-size>
```

2. Qemu e1000 does not validate the checksum of incoming packets.




# 11 IVSHMEM Library

The Intel® DPDK IVSHMEM library facilitates fast zero-copy data sharing among virtual machines (host-to-guest or guest-to-guest) by means of QEUMU's IVSHMEM mechanism.

The library works by providing a command line for QEMU to map several hugepages into a single IVSHMEM device. For the guest to know what is inside any given IVSHMEM device (and to distinguish between Intel® DPDK and non-Intel® DPDK IVSHMEM devices), a metadata file is also mapped into the IVSHMEM segment. No work needs to be done by the guest application to map IVSHMEM devices into memory; they are automatically recognized by the Intel® DPDK Environment Abstraction Layer (EAL).

A typical Intel® DPDK IVSHMEM use case looks like the following.



The same could work with several virtual machines, providing host-to-VM or VM-to-VM communication. The maximum number of metadata files is 32 (by default) and



each metadata file can contain different (or even the same) hugepages. The only constraint is that each VM has to have access to the memory it is sharing with other entities (be it host or another VM). For example, if the user wants to share the same memzone across two VMs, each VM must have that memzone in its metadata file.

# 11.1 IVHSHMEM Library API Overview

The following is a simple guide to using the IVSHMEM Library API:

- Call rte\_ivshmem\_metadata\_create() to create a new metadata file. The metadata name is used to distinguish between multiple metadata files.
- Populate each metadata file with Intel<sup>®</sup> DPDK data structures. This can be done using the following API calls:
  - rte\_ivhshmem\_metadata\_add\_memzone() to add rte\_memzone to metadata file
- rte ivshmem metadata add ring() to add rte ring to metadata file
- rte\_ivshmem\_metadata\_add\_mempool() to add rte\_mempool to metadata file
- Finally, call rte\_ivshmem\_metadata\_cmdline\_generate() to generate the command line for QEMU. Multiple metadata files (and thus multiple command lines) can be supplied to a single VM.

**Note:** Only data structures fully residing in  $Intel^{\textcircled{@}}$  DPDK hugepage memory work correctly. Supported data structures created by malloc(), mmap() or otherwise using non-Intel DPDK memory cause undefined behavior and even a segmentation fault.

# 11.2 IVSHMEM Environment Configuration

The steps needed to successfully run IVSHMEM applications are the following:

- Compile a special version of QEMU from sources.
  - The source code can be found on the QEMU website (currently, version 1.4.x is supported, but version 1.5.x is known to work also), however, the source code will need to be patched to support using regular files as the IVSHMEM memory backend. The patch is not included in the Intel<sup>®</sup> DPDK package, but is available on the Intel<sup>®</sup> DPDK-vswitch project webpage (either separately or in an Intel<sup>®</sup> DPDK vSwitch package).
- Enable IVSHMEM library in the Intel® DPDK build configuration.
  - In the default configuration, IVSHMEM library is not compiled. To compile the IVSHMEM library, one has to either use one of the provided IVSHMEM targets (for example,  $x86\_64-ivshmem-linuxapp-gcc$ ), or set <code>CONFIG\_RTE\_LIBRTE\_IVSHMEM</code> to "y" in the build configuration.
- Set up hugepage memory on the virtual machine.
  - The guest applications run as regular Intel<sup>®</sup> DPDK (primary) processes and thus need their own hugepage memory set up inside the VM. The process is identical to the one described in the *Intel*<sup>®</sup> *DPDK Getting Started Guide*.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide
73



## 11.3 Best Practices for Writing IVSHMEM Applications

When considering the use of IVSHMEM for sharing memory, security implications need to be carefully evaluated. IVSHMEM is not suitable for untrusted guests, as IVSHMEM is essentially a window into the host process's memory. This also has implications for the multiple VM scenarios. While the IVSHMEM library tries to share as little memory as possible, it is quite probable that data designated for one VM might also be present in an IVSMHMEM device designated for another VM. Consequently, any shared memory corruption will affect both host and all VMs sharing that particular memory.

IVSHMEM applications essentially behave like multi-process applications, so it is important to implement access serialization to data and thread safety. Intel<sup>®</sup> DPDK ring structures are already thread-safe, however, any custom data structures that the user might need would have to be thread-safe also.

Similar to regular Intel<sup>®</sup> DPDK multi-process applications, it is not recommended to use function pointers as functions might have different memory addresses in different processes.

It is best to avoid freeing the rte\_mbuf structure on a different machine from where it was allocated, that is, if the mbuf was allocated on the host, the host should free it. Consequently, any packet transmission and reception should also happen on the same machine (whether virtual or physical). Failing to do so may lead to data corruption in the mempool cache.

Despite the IVSHMEM mechanism being zero-copy and having good performance, it is still desirable to do processing in batches and follow other procedures described in Performance Optimization.

# 11.4 Best Practices for Running IVSHMEM Applications

For performance reasons, it is best to pin host processes and QEMU processes to different cores so that they do not interfere with each other. If NUMA support is enabled, it is also desirable to keep host process' hugepage memory and QEMU process on the same NUMA node.

For the best performance across all NUMA nodes, each QUEMU core should be pinned to host CPU core on the appropriate NUMA node. QEMU's virtual NUMA nodes should also be set up to correspond to physical NUMA nodes. More on how to set up Intel<sup>®</sup> DPDK and QEMU NUMA support can be found in *Intel*<sup>®</sup> *DPDK Getting Started Guide* and <u>QEMU documentation</u> respectively. A script called <code>cpu\_layout.py</code> is provided with the Intel<sup>®</sup> DPDK package (in the tools directory) that can be used to identify which CPU cores correspond to which NUMA node.

The QEMU IVSHMEM command line creation should be considered the last step before starting the virtual machine. Currently, there is no hot plug support for QEMU IVSHMEM devices, so one cannot add additional memory to an IVSHMEM device once it has been created. Therefore, the correct sequence to run an IVSHMEM application is to run host application first, obtain the command lines for each IVSHMEM device and then run all QEMU instances with quest applications afterwards.

#### **IVSHMEM Library**



It is important to note that once QEMU is started, it holds on to the hugepages it uses for IVSHMEM devices. As a result, if the user wishes to shut down or restart the IVSHMEM host application, it is not enough to simply shut the application down. The virtual machine must also be shut down (if not, it will hold onto outdated host data).

June 2014 Plane Development Kit (Intel® DPDK)
Reference Number: 326003-008 Intel® Data Plane Development Kit (Intel® DPDK)
Programmer's Guide



# 12 Poll Mode Driver for Emulated Virtio NIC

Virtio is a para-virtualization framework initiated by IBM, and supported by KVM hypervisor. In the Intel<sup>®</sup> Data Plane Development Kit (Intel<sup>®</sup> DPDK), we provide a virtio Poll Mode Driver (PMD) as a software solution, comparing to SRIOV hardware solution, for fast guest VM to guest VM communication and guest VM to host communication.

Vhost is a kernel acceleration module for virtio qemu backend. The Intel® DPDK extends kni to support vhost raw socket interface, which enables vhost to directly read/ write packets from/to a physical port. With this enhancement, virtio could achieve quite promising performance.

In future release, we will also make enhancement to vhost backend, releasing peak performance of virtio PMD driver.

For basic qemu-KVM installation and other Intel EM poll mode driver in guest VM, please refer to Chapter "Driver for VM Emulated Devices".

In this chapter, we will demonstrate usage of virtio PMD driver with two backends, standard gemu vhost back end and vhost kni back end.

# **12.1** Virtio Implementation in Intel® DPDK

For details about the virtio spec, refer to Virtio PCI Card Specification written by Rusty Russell.

As a PMD, virtio provides packet reception and transmission callbacks virtio\_recv\_pkts and virtio\_xmit\_pkts.

In virtio\_recv\_pkts, index in range [vq->vq\_used\_cons\_idx , vq->vq\_ring.used->idx) in vring is available for virtio to burst out.

In virtio\_xmit\_pkts, same index range in vring is available for virtio to clean. Virtio will enqueue to be transmitted packets into vring, advance the vq->vq\_ring.avail>idx, and then notify the host back end if necessary.

## 12.2 Features and Limitations of virtio PMD

In this release, the virtio PMD driver provides the basic functionality of packet reception and transmission.

 This release does not support mergeable buffers per packet for performance reasons. The packet size supported is from 64 to 1518. rte\_mbuf should be big enough to hold the whole packet.



- The descriptor number for the RX/TX queue is hard-coded to be 256 by qemu. If given a different descriptor number by the upper application, the virtio PMD generates a warning and fall back to the hard-coded value.
- Features such as mac/vlan filter are not supported.
- RTE\_PKTMBUF\_HEADROOM should be defined larger than sizeof(struct virtio\_net\_hdr), which is 10 bytes.
- Virtio does not support runtime configuration.

#### 12.3 **Prerequisites**


The following prerequisites apply:

- In the BIOS, turn VT-x and VT-d on
- Linux kernel with KVM module; vhost module loaded and ioeventfd supported. Qemu standard backend without vhost support isn't tested, and probably isn't supported.

#### Virtio with kni vhost Back End 12.4

This section demonstrates kni vhost back end example setup for Phy-VM Communication.

Host2VM Communication Example Using kni vhost Back End Figure 14.



Host2VM communication example

June 2014 Reference Number: 326003-008 77



1. Load the kni kernel module:

```
insmod rte kni.ko
```

Other basic Intel<sup>®</sup> DPDK preparations like hugepage enabling, igb\_uio port binding are not listed here. Please refer to the *Intel*<sup>®</sup> *DPDK Getting Started Guide* for detailed instructions.

2. Launch the kni user application:

```
examples/kni/build/app/kni -c 0xf -n 4 -- -p 0x1 -i 0x1 -o 0x2
```

This command generates one network device vEth0 for physical port. If specify more physical ports, the generated network device will be vEth1, vEth2, and so on.

For each physical port, kni creates two user threads. One thread loops to fetch packets from the physical NIC port into the kni receive queue. The other user thread loops to send packets in the kni transmit queue.

For each physical port, kni also creates a kernel thread that retrieves packets from the kni receive queue, place them onto kni's raw socket's queue and wake up the vhost kernel thread to exchange packets with the virtio virt queue.

For more details about kni, please refer to Chapter 24 "Kernel NIC Interface".

3. Enable the kni raw socket functionality for the specified physical NIC port, get the generated file descriptor and set it in the qemu command line parameter. Always remember to set ioeventfd on and vhost on.

#### Example:

```
echo 1 > /sys/class/net/vEth0/sock_en
fd=`cat /sys/class/net/vEth0/sock_fd`
exec qemu-system-x86_64 -enable-kvm -cpu host \
-m 2048 -smp 4 -name dpdk-test1-vm1 \
-drive file=/data/DPDKVMS/dpdk-vm.img \
-netdev tap, fd=$fd,id=mynet_kni, script=no,vhost=on \
-device virtio-net-
pci,netdev=mynet_kni,bus=pci.0,addr=0x3,ioeventfd=on \
-vnc:1 -daemonize
```

In the above example, virtio port 0 in the guest VM will be associated with vEth0, which in turns corresponds to a physical port, which means received packets come from vEth0, and transmitted packets is sent to vEth0.

4. In the guest, bind the virtio device to the igb\_uio kernel module and start the forwarding application.

When the virtio port in guest bursts rx, it is getting packets from the raw socket's receive queue. When the virtio port bursts tx, it is sending packet to the tx\_q.



```
modprobe uio

echo 512 > /sys/devices/system/node/node0/hugepages/hugepages-
2048kB/
    nr_hugepages

insmod x86_64-native-linuxapp-gcc/kmod/igb_uio.ko
python tools/dpdk nic bind.py -b igb uio 00:03.0
```

We use testpmd as the forwarding application in this example.

```
Iroot9localhost isg_cid-dpdkl# x86_64-default-linuxapp-gcc/app/testpmd -c f -n 4 -- -i
Interactive-mode selected
Configuring Port 8 (socket -1)
Warning: nb_desc(512) is not equal to vq size (256), fall to vq size test1
test2
test3
test4
Warning: nb_desc(128) isn't equal to vq size (256), fall to vq size
Checking link statuses...
Port 8 Link Up - speed 18888 Mbps - full-duplex
Done
testpmd> start _
```

5. Use IXIA packet generator to inject a packet stream into the KNI physical port.

The packet reception and transmission flow path is:


IXIA packet generator->82599 PF->KNI rx queue->KNI raw socket queue->Guest VM virtio port 0 rx burst->Guest VM virtio port 0 tx burst-> KNI tx queue->82599 PF-> IXIA packet generator

June 2014 Programmer's Guide Reference Number: 326003-008 Programmer's Guide



# 12.5 Virtio with gemu virtio Back End

Figure 15. Host2VM Communication Example Using qemu vhost Back End



```
qemu-system-x86_64 -enable-kvm -cpu host -m 2048 -smp 2 -mem-path
/dev/
    hugepages -mem-prealloc
-drive file=/data/DPDKVMS/dpdk-vm1
-netdev tap,id=vm1_p1,ifname=tap0,script=no,vhost=on
-device virtio-net-
pci,netdev=vm1_p1,bus=pci.0,addr=0x3,ioeventfd=on
-device pci-assign,host=04:10.1 \
```

In this example, the packet reception flow path is:

IXIA packet generator->82599 PF->Linux Bridge->TAPO's socket queue-> Guest VM virtio port 0 rx burst-> Guest VM 82599 VF port1 tx burst-> IXIA packet generator

The packet transmission flow is:

IXIA packet generator-> Guest VM 82599 VF port1 rx burst-> Guest VM virtio port 0 tx burst-> tap -> Linux Bridge->82599 PF-> IXIA packet generator



# 13 Poll Mode Driver for Paravirtual VMXNET3 NIC

The VMXNET3 adapter is the next generation of a paravirtualized NIC, introduced by VMware\* ESXi. It is designed for performance and is not related to VMXNET or VMXENET2. It offers all the features available in VMXNET2, and adds several new features such as, multi-queue support (also known as Receive Side Scaling, RSS), IPv6 offloads, and MSI/MSI-X interrupt delivery. Because operating system vendors do not provide built-in drivers for this card, VMware Tools must be installed to have a driver for the VMXNET3 network adapter available. One can use the same device in an Intel® DPDK application with VMXNET3 PMD introduced in Intel® DPDK API.

Currently, the driver provides basic support for using the device in an Intel® DPDK application running on a guest OS. Optimization is needed on the backend, that is, the VMware\* ESXi vmkernel switch, to achieve optimal performance end-to-end.

In this chapter, two setups with the use of the VMXNET3 PMD are demonstrated:

- 1. Vmxnet3 with a native NIC connected to a vSwitch
- 2. Vmxnet3 chaining VMs connected to a vSwitch

# 13.1 VMXNET3 Implementation in the Intel® DPDK

For details on the VMXNET3 device, refer to the VMXNET3 driver's vmxnet3 directory and support manual from VMware\*.

For performance details, refer to the following link from VMware:

#### http://www.vmware.com/pdf/vsp 4 vmxnet3 perf.pdf

As a PMD, the VMXNET3 driver provides the packet reception and transmission callbacks,  $vmxnet3\_recv\_pkts$  and  $vmxnet3\_xmit\_pkts$ . It does not support scattered packet reception as part of  $vmxnet3\_recv\_pkts$  and  $vmxnet3\_xmit\_pkts$ . Also, it does not support scattered packet reception as part of the device operations supported.

The VMXNET3 PMD handles all the packet buffer memory allocation and resides in guest address space and it is solely responsible to free that memory when not needed. The packet buffers and features to be supported are made available to hypervisor via VMXNET3 PCI configuration space BARs. During RX/TX, the packet buffers are exchanged by their GPAs, and the hypervisor loads the buffers with packets in the RX case and sends packets to vSwitch in the TX case.

The VMXNET3 PMD is compiled with <code>vmxnet3</code> device headers. The interface is similar to that of the other PMDs available in the Intel<sup>®</sup> DPDK API. The driver pre-allocates the packet buffers and loads the command ring descriptors in advance. The hypervisor fills those packet buffers on packet arrival and write completion ring descriptors, which are eventually pulled by the PMD. After reception, the Intel<sup>®</sup> DPDK

June 2014 Programmer's Guide Reference Number: 326003-008 81

#### Poll Mode Driver for Paravirtual VMXNET3 NIC



application frees the descriptors and loads new packet buffers for the coming packets. The interrupts are disabled and there is no notification required. This keeps performance up on the RX side, even though the device provides a notification feature.

In the transmit routine, the Intel® DPDK application fills packet buffer pointers in the descriptors of the command ring and notifies the hypervisor. In response the hypervisor takes packets and passes them to the vSwitch. It writes into the completion descriptors ring. The rings are read by the PMD in the next transmit routine call and the buffers and descriptors are freed from memory.

## 13.2 Features and Limitations of VMXNET3 PMD

In release 1.6.0, the VMXNET3 PMD provides the basic functionality of packet reception and transmission. There are several options available for filtering packets at VMXNET3 device level including:

- 1. MAC Address based filtering:
  - a. Unicast, Broadcast, All Multicast modes SUPPORTED BY DEFAULT
  - b. Multicast with Multicast Filter table NOT SUPPORTED
  - c. Promiscuous mode SUPPORTED
  - d. RSS based load balancing between queues SUPPORTED
- 2. VLAN filtering:
  - a. VLAN tag based filtering without load balancing SUPPORTED

#### Note:


- Release 1.6.0 does not support separate headers and body receive cmd\_ring and hence, multiple segment buffers are not supported. Only cmd\_ring\_0 is used for packet buffers, one for each descriptor.
- Receive and transmit of scattered packets is not supported.
- Multicast with Multicast Filter table is not supported.

# 13.3 Prerequisites

The following prerequisites apply:

• Before starting a VM, a VMXNET3 interface to a VM through VMware vSphere Client must be assigned. This is shown in the figure below.





**Note:** Depending on the Virtual Machine type, the VMware vSphere Client shows Ethernet adaptors while adding an Ethernet device. Ensure that the VM type used offers a VMXNET3 device. Refer to the VMware documentation for a listed of VMs.

Note: Follow the Intel® DPDK Getting Started Guide to setup the basic Intel® DPDK environment.

**Note:** Follow the *Intel*<sup>®</sup> *DPDK Sample Application's User Guide*, L2 Forwarding/L3 Forwarding and TestPMD for instructions on how to run an Intel® DPDK application using an assigned VMXNET3 device.

#### VMXNET3 with a Native NIC Connected to a **13.4 vSwitch**


This section describes an example setup for Phy-vSwitch-VM-Phy communication.

June 2014 Programmer's Guide Reference Number: 326003-008 83

June 2014

Reference Number: 326003-008





**Note:** Other instructions on preparing to use Intel® DPDK such as, hugepage enabling, igb\_uio port binding are not listed here. Please refer to Intel® DPDK Getting Started Guide and Intel® DPDK Sample Application's User Guide for detailed instructions.


The packet reception and transmission flow path is:

Packet generator -> 82576 -> VMware ESXi vSwitch -> VMXNET3 device -> Guest VM VMXNET3 port 0 rx burst -> Guest VM 82599 VF port 0 tx burst -> 82599 VF -> Packet generator

# 13.5 VMXNET3 Chaining VMs Connected to a vSwitch

The following figure shows an example VM-to-VM communication over a Phy-VM-vSwitch-VM-Phy communication channel.





Note: When using the L2 Forwarding or L3 Forwarding applications, a destination MAC address needs to be written in packets to hit the other VM's VMXNET3 interface.

In this example, the packet flow path is:

Packet generator -> 82599 VF -> Guest VM 82599 port 0 rx burst -> Guest VM VMXNET3 port 1 tx burst -> VMXNET3 device -> VMware ESXi vSwitch -> VMXNET3 device -> Guest VM VMXNET3 port 0 rx burst -> Guest VM 82599 VF port 1 tx burst -> 82599 VF -> Packet generator

Programmer's Guide June 2014 Reference Number: 326003-008 85



# 14 Intel® DPDK Xen Based Packet-Switching Solution

### 14.1.1 Introduction


Intel® DPDK provides a para-virtualization packet switching solution, based on the Xen hypervisor's Grant Table¹, which provides simple and fast packet switching capability between guest domains and host domain based on MAC address or VLAN tag.

This solution is comprised of two components; a Poll Mode Driver (PMD) as the front end in the guest domain and a switching back end in the host domain. XenStore is used to exchange configure information between the PMD front end and switching back end, including grant reference IDs for shared Virtio RX/TX rings, MAC address, device state, and so on. XenStore is an information storage space shared between domains, see further information on XenStore below.

The front end PMD can be found in the Intel® DPDK directory lib/librte pmd xenvirt and back end example in examples/vhost xen.

The PMD front end and switching back end use shared Virtio RX/TX rings as paravirtualized interface. The Virtio ring is created by the front end, and Grant table references for the ring are passed to host. The switching back end maps those grant table references and creates shared rings in a mapped address space.


The following diagram describes the functionality of the Intel® DPDK Xen Packet-Switching Solution.





<sup>1</sup> The Xen hypervisor uses a mechanism called a Grant Table to share memory between domains (<a href="http://wiki.xen.org/wiki/Grant Table">http://wiki.xen.org/wiki/Grant Table</a>).

A diagram of the design is shown below, where "gva" is the Guest Virtual Address, which is the data pointer of the mbuf, and "hva" is the Host Virtual Address:



In this design, a Virtio ring is used as a para-virtualized interface for better performance over a Xen private ring when packet switching to and from a VM. The additional performance is gained by avoiding a system call and memory map in each memory copy with a XEN private ring.

## 14.2 Device Creation

## 14.2.1 Poll Mode Driver Front End

• Mbuf pool allocation:

To use a Xen switching solution, the Intel® DPDK application should use  $\begin{tabular}{l} rte_mempool\_gntalloc\_create() to reserve mbuf pools during initialization. \\ rte_mempool\_gntalloc\_create() creates a mempool with objects from memory allocated and managed via gntalloc/gntdev. \\ \end{tabular}$ 

The Intel® DPDK now supports construction of mempools from allocated virtual memory through the rte\_mempool\_xmem\_create() API.

This front end constructs mempools based on memory allocated through the  $xen\_gntalloc$  driver.  $rte\_mempool\_gntalloc\_create()$  allocates Grant pages, maps them to continuous virtual address space, and calls

June 2014 Programmer's Guide Reference Number: 326003-008 87





rte\_mempool\_xmem\_create() to build mempools. The Grant IDs for all Grant
pages are passed to the host through XenStore.

• Virtio Ring Creation:

The Virtio queue size is defined as 256 by default in the  $VQ\_DESC\_NUM$  macro. Using the queue setup function, Grant pages are allocated based on ring size and are mapped to continuous virtual address space to form the Virtio ring. Normally, one ring is comprised of several pages. Their Grant IDs are passed to the host through XenStore.

There is no requirement that this memory be physically continuous.

• Interrupt and Kick:

There are no interrupts in Intel<sup>®</sup> DPDK Xen Switching as both front and back ends work in polling mode. There is no requirement for notification.

• Feature Negotiation:

Currently, feature negotiation through XenStore is not supported.

• Packet Reception & Transmission:

With mempools and Virtio rings created, the front end can operate Virtio devices, as it does in Virtio PMD for KVM Virtio devices with the exception that the host does not require notifications or deal with interrupts.

XenStore is a database that stores guest and host information in the form of (key, value) pairs. The following is an example of the information generated during the startup of the front end PMD in a guest VM (domain ID 1):


Multiple mempools and multiple Virtios may exist in the guest domain, the first number is the index, starting from zero.

The idx# mempool va stores the guest virtual address for mempool idx#.

The idx# ether adder stores the MAC address of the guest Virtio device.

For idx#\_rx\_ring\_gref, idx#\_tx\_ring\_gref, and idx#\_mempool\_gref, the value is a list of Grant references. Take idx#\_mempool\_gref node for example, the host maps those Grant references to a continuous virtual address space. The real Grant reference information is stored in this virtual address space, where (gref, pfn) pairs follow each other with -1 as the terminator.





After all gref# IDs are retrieved, the host maps them to a continuous virtual address space. With the guest mempool virtual address, the host establishes 1:1 address mapping. With multiple guest mempools, the host establishes multiple address translation regions.

#### 14.2.2 **Switching Back End**

The switching back end monitors changes in XenStore. When the back end detects that a new Virtio device has been created in a guest domain, it will:

- 1. Retrieve Grant and configuration information from XenStore.
- 2. Map and create a Virtio ring.
- 3. Map mempools in the host and establish address translation between the quest address and host address.
- 4. Select a free VMDQ pool, set its affinity with the Virtio device, and set the MAC/ VLAN filter.

#### 14.2.3 **Packet Reception**

When packets arrive from an external network, the MAC?VLAN filter classifies packets into queues in one VMDQ pool. As each pool is bonded to a Virtio device in some guest domain, the switching back end will:

- 1. Fetch an available entry from the Virtio RX ring.
- 2. Get gva, and translate it to hva.
- 3. Copy the contents of the packet to the memory buffer pointed to by qva.

The Intel® DPDK application in the guest domain, based on the PMD front end, is polling the shared Virtio RX ring for available packets and receives them on arrival.

#### 14.2.4 **Packet Transmission**

When a Virtio device in one guest domain is to transmit a packet, it puts the virtual address of the packet's data area into the shared Virtio TX ring.

The packet switching back end is continuously polling the Virtio TX ring. When new packets are available for transmission from a guest, it will:

- 1. Fetch an available entry from the Virtio TX ring.
- 2. Get gva, and translate it to hva.
- 3. Copy the packet from hva to the host mbuf's data area.

June 2014 Programmer's Guide Reference Number: 326003-008



4. Compare the destination MAC address with all the MAC addresses of the Virtio devices it manages. If a match exists, it directly copies the packet to the matched VIrtio RX ring. Otherwise, it sends the packet out through hardware.

**Note:** The packet switching back end is for demonstration purposes only. The user could implement their switching logic based on this example. In this example, only one physical port on the host is supported. Multiple segments are not supported. The biggest mbuf supported is 4KB. When the back end is restarted, all front ends must also be restarted.

# 14.3 Running the Application

The following describes the steps required to run the application.

### 14.3.1 Validated Environment

#### Host:

Xen-hypervisor: 4.2.2

Distribution: Fedora release 18

Kernel: 3.10.0

Xen development package (including Xen, Xen-libs, xen-devel): 4.2.3

#### Guest:

Distribution: Fedora 16 and 18

Kernel: 3.6.11

## 14.3.2 Xen Host Prerequisites

Note that the following commands might not be the same on different Linux\* distributions.

• Install xen-devel package:

```
yum install xen-devel.x86 64
```

• Start xend if not already started:

```
/etc/init.d/xend start
```

• Mount xenfs if not already mounted:

```
mount -t xenfs none /proc/xen
```

• Enlarge the limit for xen\_gntdev driver:

```
modprobe -r xen_gntdev
```



modprobe xen gntdev limit=1000000

**Note:** The default limit for earlier versions of the  $xen\_gntdev$  driver is 1024. That is insufficient to support the mapping of multiple Virtio devices into multiple VMs, so it is necessary to enlarge the limit by reloading this module. The default limit of recent versions of  $xen\_gntdev$  is 1048576. The rough calculation of this limit is:

```
limit=nb mbuf#*VM#.
```

In Intel® DPDK examples, nb mbuf# is normally 8192.

## 14.3.3 Building and Running the Switching Backend

 Edit config/common\_linuxapp, and change the default configuration value for the following two items:

```
CONFIG_RTE_LIBRTE_XEN_DOM0=y
CONFIG RTE LIBRTE PMD XENVIRT=n
```

2. Build the target:

```
make install T=x86 64-native-linuxapp-gcc
```

3. Ensure that RTE\_SDK and RTE\_TARGET are correctly set. Build the switching example:

```
make -C examples/vhost xen/
```

4. Load the Xen Intel® DPDK memory management module and preallocate memory:

```
insmod ./x86_64-native-linuxapp-gcc/build/lib/librte_eal/linuxapp/
    xen_dom0/rte_dom0_mm.ko
echo 2048> /sys/kernel/mm/dom0-mm/memsize-mB/memsize
```

**Note:** On Xen Dom0, there is no hugepage support. Under Xen Dom0, the Intel<sup>®</sup> DPDK uses a special memory management kernel module to allocate chunks of physically continuous memory. Refer to the *Intel*<sup>®</sup> *DPDK Getting Started Guide* for more information on memory management in the Intel<sup>®</sup> DPDK. In the above command, 4 GB memory is reserved (2048 of 2 MB pages) for Intel<sup>®</sup> DPDK.

5. Load igb uio and bind one Intel NIC controller to igb uio:

```
insmod x86_64-native-linuxapp-gcc/kmod/igb_uio.ko
python tools/dpdk nic bind.py -b igb uio 0000:09:00:00.0
```

In this case, 0000:09:00.0 is the PCI address for the NIC controller.

6. Run the switching back end example:

June 2014 Programmer's Guide Reference Number: 326003-008 91



examples/vhost\_xen/build/vhost-switch -c f -n 3 --xen-dom0 -- -p1

**Note:** The -xen-dom0 option instructs the Intel<sup>®</sup> DPDK to use the Xen kernel module to allocate memory.

#### Other Parameters:

-vm2vm

The vm2vm parameter enables/disables packet switching in software. Disabling vm2vm implies that on a VM packet transmission will always go to the Ethernet port and will not be switched to another VM

· -Stats

The Stats parameter controls the printing of Virtio-net device statistics. The parameter specifies the interval (in seconds) at which to print statistics, an interval of 0 seconds will disable printing statistics.

## 14.3.4 Xen PMD Frontend Prerequisites

1. Install xen-devel package for accessing XenStore:

```
yum install xen-devel.x86 64
```

2. Mount xenfs, if it is not already mounted:

```
mount -t xenfs none /proc/xen
```

3. Enlarge the default limit for xen gntalloc driver:

```
modprobe -r xen_gntalloc modprobe xen_gntalloc limit=6000
```

**Note:** Before the Linux kernel version 3.8-rc5, Jan 15th 2013, a critical defect occurs when a guest is heavily allocating Grant pages. The Grant driver allocates fewer pages than expected which causes kernel memory corruption. This happens, for example, when a guest uses the v1 format of a Grant table entry and allocates more than 8192 Grant pages (this number might be different on different hypervisor versions). To work around this issue, set the limit for gntalloc driver to 6000. (The kernel normally allocates hundreds of Grant pages with one Xen front end per virtualized device). If the kernel allocates a lot of Grant pages, for example, if the user uses multiple net front devices, it is best to upgrade the Grant alloc driver. This defect has been fixed in kernel version 3.8-rc5 and later.

## 14.3.5 Building and Running the Front End

1. Edit config/common linuxapp, and change the default configuration value:

```
CONFIG_RTE_LIBRTE_XEN_DOM0=n
CONFIG RTE LIBRTE PMD XENVIRT=y
```

2. Build the package:



```
make install T=x86_64-native-linuxapp-gcc
```

- 3. Enable hugepages. Refer to the *Intel*® *DPDK Getting Started Guide* for instructions on how to use hugepages in the Intel® DPDK.
- 4. Run TestPMD. Refer to *Intel® DPDK TestPMD Application User Guide* for detailed parameter usage.

```
./x86_64-native-linuxapp-gcc/app/testpmd -c f -n 4 --
    vdev="eth_xenvirt0,mac=00:00:00:00:00:11"

    testpmd>set fwd mac

    testpmd>start
```

As an example to run two TestPMD instances over 2 Xen Virtio devices:

--vdev="eth xenvirt0,mac=00:00:00:00:00:11" --vdev="eth) xenvirt1;mac=00:00:00:00:00:22"

# 14.3.6 Usage Examples: Injecting a Packet Stream Using a Packet Generator

### 14.3.6.1 Loopback Mode

Run TestPMD in a quest VM:

```
./x86_64-native-linuxapp-gcc/app/testpmd -c f -n 4 --
vdev="eth_xenvirt0,mac=00:00:00:00:11"-- -i --eth-
peer=0,00:00:00:00:00:22

testpmd> set fwd mac
testpmd> start
```

Example output of the whost switch would be:

```
DATA:(0) MAC ADDRESS 00:00:00:00:00:11 and VLAN TAG 1000 registered.
```

The above message indicates that device 0 has been registered with MAC address 00:00:00:00:00:11 and VLAN tag 1000. Any packets received on the NIC with these values is placed on the device's receive queue.

Configure a packet stream in the packet generator, set the destination MAC address to 00:00:00:00:00:11, and VLAN to 1000, the guest Virtio receives these packets and sends them out with destination MAC address 00:00:00:00:00:22.

#### 14.3.6.2 Inter-VM Mode

Run TestPMD in guest VM1:

```
./x86_64-native-linuxapp-gcc/app/testpmd -c f -n 4 --vdev="eth_xenvirt0,mac=00:00:00:00:00:11"-- -i --eth-peer=0,00:00:00:00:00:22 -- -i
```

June 2014 Programmer's Guide Reference Number: 326003-008 93





#### Run TestPMD in guest VM2:

```
./x86_64-native-linuxapp-gcc/app/testpmd -c f -n 4 --
    vdev="eth_xenvirt0,mac=00:00:00:00:00:22"-- -i --eth-
    peer=0,00:00:00:00:00:33
```

Configure a packet stream in the packet generator, and set the destination MAC address to 00:00:00:00:11 and VLAN to 1000. The packets received in Virtio in guest VM1 will be forwarded to Virtio in guest VM2 and then sent out through hardware with destination MAC address 00:00:00:00:33.

## The packet flow is:

packet generator->Virtio in guest VM1->switching backend-> Virtio in guest VM2->switching backend->wire



# *15* Libpcap and Ring Based Poll **Mode Drivers**

In addition to Poll Mode Drivers (PMDs) for physical and virtual hardware, the Intel® DPDK also includes two pure-software PMDs. These two drivers are:

- A libpcap-based PMD (librte pmd pcap) that reads and writes packets using libpcap, - both from files on disk, as well as from physical NIC devices using standard Linux kernel drivers.
- A ring-based PMD (librte pmd ring) that allows a set of software FIFOs (that is, rte\_ring) to be accessed using the PMD APIs, as though they were physical NICs.

Note: The libpcap-based PMD is disabled by default in the build configuration files, owing to an external dependency on the libpcap development files which must be installed on the board. Once the libpcap development files are installed, the library can be enabled by setting CONFIG RTE LIBRTE PMD PCAP=v and recompiling the Intel® DPDK.

#### **Using the Drivers from the EAL Command Line 15.1**

For ease of use, the Intel® DPDK EAL also has been extended to allow pseudoethernet devices, using one or more of these drivers, to be created at application startup time during EAL initialization.

To do so, the --vdev= parameter must be passed to the EAL. This takes take options to allow ring and pcap-based Ethernet to be allocated and used transparently by the application. This can be used, for example, for testing on a virtual machine where there are no Ethernet ports.

#### 15.1.1 Libpcap-based PMD

Pcap-based devices can be created using the virtual device --vdev option. The device name must start with the eth pcap prefix followed by numbers or letters. The name is unique for each device. Each device can have multiple stream options and multiple devices can be used. Multiple device definitions can be arranged using multiple --vdev. Device name and stream options must be separated by commas as shown below:

```
$RTE TARGET/app/testpmd -c f -n 4 --vdev
'eth pcap0, stream opt0=.., stream opt1=..' --
vdev='eth pcap1, stream opt0=..'
```

June 2014 Programmer's Guide Reference Number: 326003-008 95



#### 15.1.1.1 Device Streams

Multiple ways of stream definitions can be assessed and combined as long as the following two rules are respected:

- A device is provided with two different streams reception and transmission.
- A device is provided with one network interface name used for reading and writing packets.

The different stream types are:

• rx\_pcap: Defines a reception stream based on a pcap file. The driver reads each packet within the given pcap file as if it was receiving it from the wire. The value is a path to a valid pcap file.

```
rx pcap=/path/to/file.pcap
```

• tx\_pcap: Defines a transmission stream based on a pcap file. The driver writes each received packet to the given pcap file. The value is a path to a pcap file. The file is overwritten if it already exists and it is created if it does not.

```
tx pcap=/path/to/file.pcap
```

• rx\_iface: Defines a reception stream based on a network interface name. The driver reads packets coming from the given interface using the Linux kernel driver for that interface. The value is an interface name.

```
rx_iface=eth0
```

tx\_iface: Defines a transmission stream based on a network interface name.
 The driver sends packets to the given interface using the Linux kernel driver for that interface. The value is an interface name.

```
tx iface=eth0
```

• iface: Defines a device mapping a network interface. The driver both reads and writes packets from and to the given interface. The value is an interface name.

```
iface=eth0
```

## 15.1.1.2 Examples of Usage

Read packets from one pcap file and write them to another:

```
$RTE_TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth_pcap0,rx_pcap=/path/to/
file_rx.pcap,tx_pcap=/path/to/file_tx.pcap' -- --port-topology=chained
```

Read packets from a network interface and write them to a pcap file:



```
$RTE TARGET/app/testpmd -c '0xf' -n 4 --vdev
'eth_pcap0,rx_iface=eth0,tx_pcap=/path/to/file_tx.pcap' -- --port-topology=chained
```

Read packets from a pcap file and write them to a network interface:

```
$RTE TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth pcap0,rx pcap=/path/to/
file_rx.pcap,tx_iface=eth1' -- --port-topology=chained
```

Forward packets through two network interfaces:

```
$RTE TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth pcap0,iface=eth0' --
vdev='eth pcap1; iface=eth1'
```

#### 15.1.1.3 Using libpcap-based PMD with the testpmd Application

One of the first things that testpmd does before starting to forward packets is to flush the RX streams by reading the first 512 packets on every RX stream and discarding them. When using a libpcap-based PMD this behavior can be turned off using the following command line option:

```
--no-flush-rx
```

It is also available in the runtime command line:

```
set flush rx on/off
```

It is useful for the case where the rx pcap is being used and no packets are meant to be discarded. Otherwise, the first 512 packets from the input pcap file will be discarded by the RX flushing operation.

```
$RTE TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth pcap0,rx pcap=/path/to/
file rx.pcap,tx pcap=/path/to/file tx.pcap' -- --port-topology=chained --no-flush-rx
```

#### 15.1.2 **Rings-based PMD**

To run an Intel® DPDK application on a machine without any Ethernet devices, a pair of ring-based rte ethdevs can be used as below. The device names passed to the -vdev option must start with eth ring and take no additional parameters. Multiple devices may be specified, separated by commas.

```
./testpmd -c E -n 4 --vdev=eth_ring0 --vdev=eth_ring1 -- -i
EAL: Detected 1core 1 as core 1 on socket 0
Interactive-mode selected
Configuring Port 0 (socket 0)
Configuring Port 1 (socket 0)
Checking link statuses...
Port 0 Link Up - speed 10000 Mbps - full-duplex
Port 1 Link Up - speed 10000 Mbps - full-duplex
Done
```

June 2014 Programmer's Guide Reference Number: 326003-008 97



```
testpmd> start tx first
  io packet forwarding - CRC stripping disabled - packets/burst=16
  nb forwarding cores=1 - nb forwarding ports=2
  RX queues=1 - RX desc=128 - RX free threshold=0
  RX threshold registers: pthresh=8 hthresh=8 wthresh=4
  TX queues=1 - TX desc=512 - TX free threshold=0
  TX threshold registers: pthresh=36 hthresh=0 wthresh=0
  TX RS bit threshold=0 - TXQ flags=0x0
testpmd> stop
Telling cores to stop...
Waiting for lcores to finish...
   ----- Forward statistics for port 0 ------
 ----- Forward statistics for port 1 ------
 TX-packets: 231192384
                 TX-dropped: 0
                                 TX-total: 231192384
++++++++++ Accumulated forward statistics for allports++++++++
Done.
```

## 15.1.3 Using the Poll Mode Driver from an Application

Both drivers can provide similar APIs to allow the user to create a PMD, that is, rte\_ethdev structure, instances at run-time in the end-application, for example, using rte\_eth\_from\_rings() or rte\_eth\_from\_pcaps() APIs. For the rings- based PMD, this functionality could be used, for example, to allow data exchange between cores using rings to be done in exactly the same way as sending or receiving packets from an Ethernet device. For the libpcap-based PMD, it allows an application to open one or more pcap files and use these as a source of packet input to the application.

## 15.1.3.1 Usage Examples

To create two pseudo-ethernet ports where all traffic sent to a port is looped back for reception on the same port (error handling omitted for clarity):

```
struct rte_ring *r1, *r2;
int port1, port2;
r1 = rte_ring_create("R1", 256, SOCKET0, RING_F_SP_ENQ|RING_F_SC_DEQ);
r2 = rte_ring_create("R2", 256, SOCKET0, RING_F_SP_ENQ|RING_F_SC_DEQ);
/* create an ethdev where RX and TX are done to/from r1, and
* another from r2*/
port1 = rte eth from rings(r1, 1, r1, 1, SOCKET0);
```



```
port2 = rte_eth_from_rings(r2, 1, r2, 1, SOCKET0);
```

To create two pseudo-Ethernet ports where the traffic is switched between them, that is, traffic sent to port 1 is read back from port 2 and vice-versa, the final two lines could be changed as below:

```
port1 = rte_eth_from_rings(r1, 1, r2, 1, SOCKET0); port2 =
rte eth from rings(r2, 1, r1, 1, SOCKET0);
```

This type of configuration could be useful in a pipeline model, for example, where one may want to have inter-core communication using pseudo Ethernet devices rather than raw rings, for reasons of API consistency.

Enqueuing and dequeuing items from an rte\_ring using the rings-based PMD may be slower than using the native rings API. This is because Intel® DPDK Ethernet drivers make use of function pointers to call the appropriate enqueue or dequeue functions, while the rte\_ring specific functions are direct function calls in the code and are often inlined by the compiler.


Once an <code>ethdev</code> has been created, for either a ring or a pcap-based PMD, it should be configured and started in the same way as a regular Ethernet device, that is, by calling <code>rte\_eth\_dev\_configure()</code> to set the number of receive and transmit queues, then calling <code>rte\_eth\_rx\_queue\_setup()/tx\_queue\_setup()</code> for each of those queues and finally calling <code>rte\_eth\_dev\_start()</code> to allow transmission and reception of packets to begin.

June 2014 Programmer's Guide Reference Number: 326003-008 99



# 16 Link Bonding Poll Mode Driver Library

In addition to Poll Mode Drivers (PMDs) for physical and virtual hardware, Intel<sup>®</sup> DPDK also includes a pure-software library that allows physical PMD's to be bonded together to create a single logical PMD.



The Link Bonding PMD library (librte\_pmd\_bond) supports bonding of groups of physical ports of the same speed (1GbE, 10GbE and 40GbE) and duplex to provide similar the capabilities to that found in Linux bonding driver to allow the aggregation of multiple (slave) NICs into a single logical interface between a server and a switch. The new bonded PMD will then process these interfaces based on the mode of operation specified to provide support for features such as redundant links, fault tolerance and / or load balancing.

The librte\_pmd\_bond library exports a C API which provides an API for the creation of bonded devices as well as the configuration and management of the bonded device and its slave devices.

**Note:** The Link Bonding PMD Library is enabled by default in the build configuration files, the library can be disabled by setting <code>CONFIG\_RTE\_LIBRTE\_PMD\_BOND=n</code> and recompiling the Intel® DPDK.

# 16.1 Link Bonding Modes Overview

Currently the Link Bonding PMD library supports 4 modes of operation:

• **Round-Robin (Mode 0):** This mode provides load balancing and fault tolerance by transmission of packets in sequential order from the first available slave



device through the last. Packets are bulk dequeued from devices then serviced in round-robin manner.

- Active Backup (Mode 1): In this mode only one slave in the bond is active at any time, a different slave becomes active if, and only if, the primary active slave fails, thereby providing fault tolerance to slave failure. The single logical bonded interface's MAC address is externally visible on only one NIC (port) to avoid confusing the network switch.
- Balance XOR (Mode 2): This mode provides load balancing based on transmit packets based on the selected XOR transmission policy and fault tolerance. The default policy (layer2) uses a simple XOR calculation on the packet source / destination MAC address to select the slave to transmit on. Alternate transmission policies supported are layer 2+3, this uses the IP source and destination addresses in the calculation of the slave port and the final supported policy is layer 3+4, this uses IP source and destination addresses as well as the UDP source and destination port.
- Broadcast (Mode 3): This mode provides fault tolerance by transmission of packets on all slave ports.

#### 16.2 **Implementation Details**

The librte pmd bond bonded device are compatible with the Ethernet device API exported by the Ethernet PMDs described in the Intel® DPDK API Reference.

The Link Bonding Library supports the creation of bonded devices at application startup time during EAL initialization using the --vdev option as well as programmatically via the C API rte eth bond create function.

Bonded devices support the dynamical addition and removal of slave devices using the rte eth bond slave add / rte eth bond slave remove APIs.

After a slave device is added to a bonded device slave is stopped using rte eth dev stop and the slave reconfigured using rte eth dev configure the RX and TX queues are also reconfigured using rte eth tx queue setup / rte eth rx queue setup with the parameters use to configure the bonding device.

#### 16.2.1 **Requirements / Limitations**

The current implementation only supports physical devices of the same type, speed and duplex to be added as slaves. The bonded device inherits these values from the first active slave added to the bonded device and then all further slaves added to the bonded device must match these parameters.

June 2014 Programmer's Guide Reference Number: 326003-008 101



A bonding device must have a minimum of one slave before the bonding device itself can be started.

Like all other PMD, all functions exported by a PMD are lock-free functions that are assumed not to be invoked in parallel on different logical cores to work on the same target object.

It should also be noted that the PMD receive function should not be invoked directly on a slave devices after they have been to a bonded device since packets read directly from the slave device will no longer be available to the bonded device to read.

## 16.2.2 Configuration

Link bonding devices are created using the rte\_eth\_bond\_create API which requires a unique device name, the bonding mode, and the socket Id to allocate the bonding device's resources on. The other configurable parameters for a bonded device are its slave devices, its primary slave, a user defined MAC address and transmission policy to use if the device is balance XOR mode.

#### **16.2.2.1** Slave Devices

Bonding devices support up to a maximum of RTE\_MAX\_ETHPORTS slave devices of the same speed and duplex. Ethernet devices can be added as a slave to a maximum of one bonded device. Slave devices are reconfigured with the configuration of the bonded device on being added to a bonded device.

The bonded also guarantees to return the MAC address of the slave device to its original value of removal of a slave from it.

## 16.2.2.2 Primary Slave

The primary slave is used to define the default port to use when a bonded device is in active backup mode. A different port will only be used if, and only if, the current primary port goes down. If the user does not specify a primary port it will default to being the first port added to the bonded device.

#### **16.2.2.3** MAC Address

The bonded device can be configured with a user specified MAC address, this address will be inherited by the some/all slave devices depending on the operating mode. If the device is in active backup mode then only the primary device will have the user specified MAC, all other slaves will retain their original MAC address. In mode 0, 2, and 3 all slaves devices are configure with the bonded devices MAC address.

If a user defined MAC address is not defined then the bonded device will default to using the primary slaves MAC address.



#### 16.2.2.4 **Balance XOR Transmit Policies**

There are 3 supported transmission policies for bonded device running in Balance XOR mode. Layer 2, Layer 2+3, Layer 3+4.

- **Layer 2:** Ethernet MAC address based balancing is the default transmission policy for Balance XOR bonding mode. It uses a simple XOR calculation on the source MAC address and destination MAC address of the packet and then calculate the modulus of this value to calculate the slave device to transmit the packet on.
- Layer 2 + 3: Ethernet MAC address & IP Address based balancing uses a combination of source/destination MAC addresses and the source/destination IP addresses of the data packet to decide which slave port the packet will be transmitted on.
- Layer 3 + 4: IP Address & UDP Port based balancing uses a combination of source/destination IP Address and the source/destination UDP ports of the packet of the data packet to decide which slave port the packet will be transmitted on.

All these policies support 802.1Q VLAN Ethernet packets, as well as IPv4, IPv6 and UDP protocols for load balancing.

#### **Using Link Bonding Devices 16.3**

The librte pmd bond library support two modes of device creation, the libraries export full C API or using the EAL command line to statically configure link bonding devices at application startup. Using the EAL option it is possible to use link bonding functionality transparently without specific knowledge of the libraries API, this can be used, for example, to add bonding functionality, such as active backup, to an existing application which has no knowledge of the link bonding C API.

#### 16.3.1 Using the Poll Mode Driver from an Application

Using the librte pmd bond libraries API it is possible to dynamicall create and manage link bonding device from within any application. Link bonding device are created using the rte eth bond create API which requires a unqiue device name, the link bonding mode to initial the device in and finally the socket Id which to allocate the devices resources onto. After successful creation of a bonding device it must be configured using the generic Ethernet device configure API rte eth dev configure and then the RX and TX queues which will be used must be setup using rte eth tx queue setup / rte eth rx queue setup.

Slave devices can be dynamically added and removed from a link bonding device using the rte eth bond slave add / rte eth bond slave remove APIs but at least one slave device must be added to the link bonding device before it can be started using rte eth dev start.

June 2014 Programmer's Guide Reference Number: 326003-008 103



The link status of a bonded device is dictated by that of its slaves, if all slave device link status are down or if all slaves are removed from the link bonding device then the link status of the bonding device will go down.

It is also possible to configure / query the configuration of the control parameters of a bonded device using the provided APIs  $rte_eth_bond_mode_set/get$ ,  $rte_eth_bond_primary_set/get$ ,  $rte_eth_bond_mac_set/reset$  and  $rte_eth_bond_xmit_policy_set/get$ .

## **16.3.2** Using Link Bonding Devices from the EAL Command Line

Link bonding devices can be created at application startup time using the --vdev EAL command line option. The device name must start with the eth\_bond prefix followed by numbers or letters. The name must be unique for each device. Each device can have multiple options arranged in a comma separated list. Multiple devices definitions can be arranged by calling the --vdev option multiple times. Device names and bonding options must be separated by commas as shown below:

```
$RTE_TARGET/app/testpmd -c f -n 4 --vdev
'eth_bond0,bond_opt0=.., bond opt1=..' --vdev 'eth_bond1, bond
  opt0=.., bond opt1=..'
```

## 16.3.2.1 Link Bonding EAL Options

There are multiple ways of definitions that can be assessed and combined as long as the following two rules are respected:

- A unique device name, in the format of <code>eth\_bondX</code> is provided, where <code>x</code> can be any combination of numbers and/or letters, and the name is no greater than 32 characters long.
- A least one slave device is provided with for each bonded device definition.
- The operation mode of the bonded device being created is provided.

#### The different options are:

• mode: Integer value defining the bonding mode of the device. Currently supports modes 0,1,2,3 (round-robin, active backup, balance, and broadcast).

```
mode=2
```

 slave: Defines the PMD device which will be added as slave to the bonded device. This option can be selected multiple time, for each device to be added as a slave. Physical devices should be specified using their PCI address, in the format domain:bus:devid.function

```
slave=0000:0a:00.0,slave=0000:0a:00.1
```



 primary: Optional parameter which defines the primary slave port, is used in active backup mode to select the primary slave for data TX/RX if it is available. The primary port also is used to select the MAC address to use when it is not defined by the user. This defaults to the first slave added to the device if it is specified. The primary device must be a slave of the bonded device.

```
primary=0000:0a:00.0
```

 socket id: Optional parameter used to select which socket on a NUMA device the bonded devices resources will be allocated on.

```
socket id=0
```

 mac: Optional parameter to select a MAC address for link bonding device, this overrides the value of the primary slave device.

```
mac=00:1e:67:1d:fd:1d
```

 xmit policy: Optional parameter which defines the transmission policy when the bonded device is in balance mode. If not user specified this defaults to 12 (layer 2) forwarding, the other transmission policies available are 123 (layer 2 +3) and 134 (layer 3+4)

```
xmit policy=12
```

### 16.3.2.2 Examples of Usage

Create a bonded device in round robin mode with two slaves specified by their PCI address:

```
$RTE TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth bond0, mode=0,
slave=0000:00a:00.01,slave=0000:004:00.00' -- --port-topology=chained
```

Create a bonded device in round robin mode with two slaves specified by their PCI address and an overriding MAC address:

```
$RTE TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth bond0, mode=0,
slave=0000:00a:00.01, slave=0000:004:00.00, mac=00:1e:67:1d:fd:1d ' -- --port-
topology=chained
```

Create a bonded device in active backup mode with two slaves specified, and a primary slave specified by their PCI addresses:

```
$RTE TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth bond0, mode=1,
slave=0000:00a:00.01,slave=0000:004:00.00,primary=0000:00a:00.01' -- --port-
topology=chained
```

Create a bonded device in balance mode with two slaves specified by their PCI addresses, and a transmission policy of layer 3 + 4 forwarding

June 2014 Programmer's Guide Reference Number: 326003-008 105



 $$RTE\_TARGET/app/testpmd -c '0xf' -n 4 --vdev 'eth\_bond0, mode=2, slave=0000:00a:00.01, slave=0000:004:00.00, xmit\_policy=134' -- --port-topology=chained$ 

June 2014



# 17 Timer Library

The Timer library provides a timer service to Intel<sup>®</sup> DPDK execution units to enable execution of callback functions asynchronously. Features of the library are:

- Timers can be periodic (multi-shot) or single (one-shot).
- Timers can be loaded from one core and executed on another. It has to be specified in the call to rte timer reset().
- Timers provide high precision (depends on the call frequency to rte\_timer\_manage() that checks timer expiration for the local core).
- If not required in the application, timers can be disabled at compilation time by not calling the rte\_timer\_manage() to increase performance.

The timer library uses the <code>rte\_get\_timer\_cycles()</code> function that uses the High Precision Event Timer (HPET) or the CPU's Time Stamp Counter (TSC) to provide a reliable time reference.

This library provides an interface to add, delete and restart a timer. The API is based on BSD callout() with a few differences. Refer to the callout manual.

# 17.1 Implementation Details

Timers are tracked on a per-lcore basis, with all pending timers for a core being maintained in order of timer expiry in a skiplist data structure. The skiplist used has ten levels and each entry in the table appears in each level with probability 4-level. This means that all entries are present in level 0, 1 in every 4 entries is present at level 1, one in every 16 at level 2 and so on up to level 9. This means that adding and removing entries from the timer list for a core can be done in log(n) time, up to 4-10 entries, that is, approximately 1,000,000 timers per lcore.

A timer structure contains a special field called status, which is a union of a timer state (stopped, pending, running, config) and an owner (lcore id). Depending on the timer state, we know if a timer is present in a list or not:

- STOPPED: no owner, not in a list
- CONFIG: owned by a core, must not be modified by another core, maybe in a list or not, depending on previous state
- PENDING: owned by a core, present in a list
- RUNNING: owned by a core, must not be modified by another core, present in a list

Resetting or stopping a timer while it is in a CONFIG or RUNNING state is not allowed. When modifying the state of a timer, a Compare And Swap instruction should be used to guarantee that the status (state+owner) is modified atomically.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

107



Inside the rte\_timer\_manage() function, the skiplist is used as a regular list by iterating along the level 0 list, which contains all timer entries, until an entry which has not yet expired has been encountered. To improve performance in the case where there are entries in the timer list but none of those timers have yet expired, the expiry time of the first list entry is maintained within the per-core timer list structure itself. On 64-bit platforms, this value can be checked without the need to take a lock on the overall structure. (Since expiry times are maintained as 64-bit values, a check on the value cannot be done on 32-bit platforms without using either a compare-and-swap (CAS) instruction or using a lock, so this additional check is skipped in favour of checking as normal once the lock has been taken.) On both 64-bit and 32-bit platforms, a call to rte\_timer\_manage() returns without taking a lock in the case where the timer list for the calling core is empty.

## 17.2 Use Cases

The timer library is used for periodic calls, such as garbage collectors, or some state machines (ARP, bridging, and so on).

## 17.3 References

- <u>callout manual</u> The callout facility that provides timers with a mechanism to execute a function at a given time.
- HPET Information about the High Precision Event Timer (HPET).



# 18 Hash Library

The Intel® DPDK provides a Hash Library for creating hash table for fast lookup. The hash table is a data structure optimized for searching through a set of entries that are each identified by a unique key. For increased performance the Intel® DPDK Hash requires that all the keys have the same number of bytes which is set at the hash creation time.

#### 18.1 Hash API Overview

The main configuration parameters for the hash are:

- Total number of hash entries
- · Size of the key in bytes

The hash also allows the configuration of some low-level implementation related parameters such as:

- Hash function to translate the key into a bucket index
- · Number of entries per bucket

The main methods exported by the hash are:

- Add entry with key: The key is provided as input. If a new entry is successfully
  added to the hash for the specified key, or there is already an entry in the hash
  for the specified key, then the position of the entry is returned. If the operation
  was not successful, for example due to lack of free entries in the hash, then a
  negative value is returned;
- Delete entry with key: The key is provided as input. If an entry with the specified key is found in the hash, then the entry is removed from the hash and the position where the entry was found in the hash is returned. If no entry with the specified key exists in the hash, then a negative value is returned
- Lookup for entry with key: The key is provided as input. If an entry with the specified key is found in the hash (lookup hit), then the position of the entry is returned, otherwise (lookup miss) a negative value is returned.

The current hash implementation handles the key management only. The actual data associated with each key has to be managed by the user using a separate table that mirrors the hash in terms of number of entries and position of each entry, as shown in the Flow Classification use case describes in the following sections.

The example hash tables in the L2/L3 Forwarding sample applications defines which port to forward a packet to based on a packet flow identified by the five-tuple lookup. However, this table could also be used for more sophisticated features and provide many other functions and actions that could be performed on the packets and flows.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

109



## 18.2 Implementation Details

The hash table is implemented as an array of entries which is further divided into buckets, with the same number of consecutive array entries in each bucket. For any input key, there is always a single bucket where that key can be stored in the hash, therefore only the entries within that bucket need to be examined when the key is looked up. The lookup speed is achieved by reducing the number of entries to be scanned from the total number of hash entries down to the number of entries in a hash bucket, as opposed to the basic method of linearly scanning all the entries in the array. The hash uses a hash function (configurable) to translate the input key into a 4-byte key signature. The bucket index is the key signature modulo the number of hash buckets. Once the bucket is identified, the scope of the hash add, delete and lookup operations is reduced to the entries in that bucket.

To speed up the search logic within the bucket, each hash entry stores the 4-byte key signature together with the full key for each hash entry. For large key sizes, comparing the input key against a key from the bucket can take significantly more time than comparing the 4-byte signature of the input key against the signature of a key from the bucket. Therefore, the signature comparison is done first and the full key comparison done only when the signatures matches. The full key comparison is still necessary, as two input keys from the same bucket can still potentially have the same 4-byte hash signature, although this event is relatively rare for hash functions providing good uniform distributions for the set of input keys.

### 18.3 Use Case: Flow Classification

Flow classification is used to map each input packet to the connection/flow it belongs to. This operation is necessary as the processing of each input packet is usually done in the context of their connection, so the same set of operations is applied to all the packets from the same flow.

Applications using flow classification typically have a flow table to manage, with each separate flow having an entry associated with it in this table. The size of the flow table entry is application specific, with typical values of 4, 16, 32 or 64 bytes.

Each application using flow classification typically has a mechanism defined to uniquely identify a flow based on a number of fields read from the input packet that make up the flow key. One example is to use the DiffServ 5-tuple made up of the following fields of the IP and transport layer packet headers: Source IP Address, Destination IP Address, Protocol, Source Port, Destination Port.

The Intel® DPDK hash provides a generic method to implement an application specific flow classification mechanism. Given a flow table implemented as an array, the application should create a hash object with the same number of entries as the flow table and with the hash key size set to the number of bytes in the selected flow key.

The flow table operations on the application side are described below:

Add flow: Add the flow key to hash. If the returned position is valid, use it to
access the flow entry in the flow table for adding a new flow or updating the
information associated with an existing flow. Otherwise, the flow addition failed,
for example due to lack of free entries for storing new flows.



- Delete flow: Delete the flow key from the hash. If the returned position is valid, use it to access the flow entry in the flow table to invalidate the information associated with the flow.
- Lookup flow: Lookup for the flow key in the hash. If the returned position is valid (flow lookup hit), use the returned position to access the flow entry in the flow table. Otherwise (flow lookup miss) there is no flow registered for the current packet.

## 18.4 References

• Donald E. Knuth, The Art of Computer Programming, Volume 3: Sorting and Searching (2nd Edition), 1998, Addison-Wesley Professional

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

111



# 19 LPM Library

The Intel<sup>®</sup> DPDK LPM library component implements the Longest Prefix Match (LPM) table search method for 32-bit keys that is typically used to find the best route match in IP forwarding applications.

#### 19.1 LPM API Overview

The main configuration parameter for LPM component instances is the maximum number of rules to support. An LPM prefix is represented by a pair of parameters (32-bit key, depth), with depth in the range of 1 to 32. An LPM rule is represented by an LPM prefix and some user data associated with the prefix. The prefix serves as the unique identifier of the LPM rule. In this implementation, the user data is 1-byte long and is called next hop, in correlation with its main use of storing the ID of the next hop in a routing table entry.

The main methods exported by the LPM component are:

- Add LPM rule: The LPM rule is provided as input. If there is no rule with the same
  prefix present in the table, then the new rule is added to the LPM table. If a rule
  with the same prefix is already present in the table, the next hop of the rule is
  updated. An error is returned when there is no available rule space left.
- Delete LPM rule: The prefix of the LPM rule is provided as input. If a rule with the specified prefix is present in the LPM table, then it is removed.
- Lookup LPM key: The 32-bit key is provided as input. The algorithm selects the rule that represents the best match for the given key and returns the next hop of that rule. In the case that there are multiple rules present in the LPM table that have the same 32-bit key, the algorithm picks the rule with the highest depth as the best match rule, which means that the rule has the highest number of most significant bits matching between the input key and the rule key.

## 19.2 Implementation Details

The current implementation uses a variation of the DIR-24-8 algorithm that trades memory usage for improved LPM lookup speed. The algorithm allows the lookup operation to be performed with typically a single memory read access. In the statistically rare case when the best match rule is having a depth bigger than 24, the lookup operation requires two memory read accesses. Therefore, the performance of the LPM lookup operation is greatly influenced by whether the specific memory location is present in the processor cache or not.


The main data structure is built using the following elements:

- A table with 2<sup>24</sup> entries.
- A number of tables (RTE\_LPM\_TBL8\_NUM\_GROUPS) with 2<sup>8</sup> entries.



The first table, called tbl24, is indexed using the first 24 bits of the IP address to be looked up, while the second table(s), called tbl8, is indexed using the last 8 bits of the IP address. This means that depending on the outcome of trying to match the IP address of an incoming packet to the rule stored in the tbl24 we might need to continue the lookup process in the second level.

Since every entry of the tbl24 can potentially point to a tbl8, ideally, we would have  $2^{24}$  tbl8s, which would be the same as having a single table with  $2^{32}$  entries. This is not feasible due to resource restrictions. Instead, this approach takes advantage of the fact that rules longer than 24 bits are very rare. By splitting the process in two different tables/levels and limiting the number of tbl8s, we can greatly reduce memory consumption while maintaining a very good lookup speed (one memory access, most of the times).



An entry in tbl24 contains the following fields:

- next hop / index to the tbl8
- valid flag
- external entry flag
- depth of the rule (length)

The first field can either contain a number indicating the tbl8 in which the lookup process should continue or the next hop itself if the longest prefix match has already been found. The two flags are used to determine whether the entry is valid or not and whether the search process have finished or not respectively. The depth or length of the rule is the number of bits of the rule that is stored in a specific entry.

June 2014 Programmer's Guide Reference Number: 326003-008 113



An entry in a tbl8 contains the following fields:

- next hop
- valid
- · valid group
- depth

Next hop and depth contain the same information as in the tbl24. The two flags show whether the entry and the table are valid respectively.

The other main data structure is a table containing the main information about the rules (IP and next hop). This is a higher level table, used for different things:

- Check whether a rule already exists or not, prior to addition or deletion, without having to actually perform a lookup.
- When deleting, to check whether there is a rule containing the one that is to be deleted. This is important, since the main data structure will have to be updated accordingly.

#### 19.2.1 Addition

When adding a rule, there are different possibilities. If the rule's depth is exactly 24 bits, then:

- Use the rule (IP address) as an index to the tbl24.
- If the entry is invalid (i.e. it doesn't already contain a rule) then set its next hop to its value, the valid flag to 1 (meaning this entry is in use), and the external entry flag to 0 (meaning the lookup process ends at this point, since this is the longest prefix that matches).

If the rule's depth is exactly 32 bits, then:

- Use the first 24 bits of the rule as an index to the tbl24.
- If the entry is invalid (i.e. it doesn't already contain a rule) then look for a free tbl8, set the index to the tbl8 to this value, the valid flag to 1 (meaning this entry is in use), and the external entry flag to 1 (meaning the lookup process must continue since the rule hasn't been explored completely).

If the rule's depth is any other value, prefix expansion must be performed. This means the rule is copied to all the entries (as long as they are not in use) which would also cause a match.

As a simple example, let's assume the depth is 20 bits. This means that there are  $2^{2^{4-20}} = 16$  different combinations of the first 24 bits of an IP address that would cause a match. Hence, in this case, we copy the exact same entry to every position indexed by one of these combinations.

By doing this we ensure that during the lookup process, if a rule matching the IP address exists, it is found in either one or two memory accesses, depending on whether we need to move to the next table or not. Prefix expansion is one of the keys of this algorithm, since it improves the speed dramatically by adding redundancy.



#### 19.2.2 **Lookup**

The lookup process is much simpler and quicker. In this case:

- Use the first 24 bits of the IP address as an index to the tbl24. If the entry is not in use, then it means we don't have a rule matching this IP. If it is valid and the external entry flag is set to 0, then the next hop is returned.
- If it is valid and the external entry flag is set to 1, then we use the tbl8 index to find out the tbl8 to be checked, and the last 8 bits of the IP address as an index to this table. Similarly, if the entry is not in use, then we don't have a rule matching this IP address. If it is valid then the next hop is returned.

#### 19.2.3 Limitations in the Number of Rules

There are different things that limit the number of rules that can be added. The first one is the maximum number of rules, which is a parameter passed through the API. Once this number is reached, it is not possible to add any more rules to the routing table unless one or more are removed.

The second reason is an intrinsic limitation of the algorithm. As explained before, to avoid high memory consumption, the number of tbl8s is limited in compilation time (this value is by default 256). If we exhaust tbl8s, we won't be able to add any more rules. How many of them are necessary for a specific routing table is hard to determine in advance.

A tbl8 is consumed whenever we have a new rule with depth bigger than 24, and the first 24 bits of this rule are not the same as the first 24 bits of a rule previously added. If they are, then the new rule will share the same tbl8 than the previous one, since the only difference between the two rules is within the last byte.

With the default value of 256, we can have up to 256 rules longer than 24 bits that differ on their first three bytes. Since routes longer than 24 bits are unlikely, this shouldn't be a problem in most setups. Even if it is, however, the number of tbl8s can be modified.

## 19.2.4 Use Case: IPv4 Forwarding

The LPM algorithm is used to implement Classless Inter-Domain Routing (CIDR) strategy used by routers implementing IPv4 forwarding.

#### 19.2.5 References

- RFC1519 Classless Inter-Domain Routing (CIDR): an Address Assignment and Aggregation Strategy, <a href="http://www.ietf.org/rfc/rfc1519">http://www.ietf.org/rfc/rfc1519</a>
- Pankaj Gupta, Algorithms for Routing Lookups and Packet Classification, PhD
  Thesis, Stanford University, 2000 (<a href="http://klamath.stanford.edu/~pankaj/thesis/thesis\_1sided.pdf">http://klamath.stanford.edu/~pankaj/thesis/thesis\_1sided.pdf</a>)

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

115



# 20 LPM6 Library

The LPM6 (LPM for IPv6) library component implements the Longest Prefix Match (LPM) table search method for 128-bit keys that is typically used to find the best match route in IPv6 forwarding applications.

#### 20.1 LPM6 API Overview

The main configuration parameters for the LPM6 library are:

- Maximum number of rules: This defines the size of the table that holds the rules, and therefore the maximum number of rules that can be added.
- Number of tbl8s: A tbl8 is a node of the trie that the LPM6 algorithm is based on.

This parameter is related to the number of rules you can have, but there is no way to accurately predict the number needed to hold a specific number of rules, since it strongly depends on the depth and IP address of every rule. One tbl8 consumes 1 kb of memory. As a recommendation, 65536 tbl8s should be sufficient to store several thousand IPv6 rules, but the number can vary depending on the case.

An LPM prefix is represented by a pair of parameters (128-bit key, depth), with depth in the range of 1 to 128. An LPM rule is represented by an LPM prefix and some user data associated with the prefix. The prefix serves as the unique identifier for the LPM rule. In this implementation, the user data is 1-byte long and is called "next hop", which corresponds to its main use of storing the ID of the next hop in a routing table entry.

The main methods exported for the LPM component are:

- Add LPM rule: The LPM rule is provided as input. If there is no rule with the same prefix present in the table, then the new rule is added to the LPM table. If a rule with the same prefix is already present in the table, the next hop of the rule is updated. An error is returned when there is no available space left.
- Delete LPM rule: The prefix of the LPM rule is provided as input. If a rule with the specified prefix is present in the LPM table, then it is removed.
- Lookup LPM key: The 128-bit key is provided as input. The algorithm selects the rule that represents the best match for the given key and returns the next hop of that rule. In the case that there are multiple rules present in the LPM table that have the same 128-bit value, the algorithm picks the rule with the highest depth as the best match rule, which means the rule has the highest number of most significant bits matching between the input key and the rule key.

### 20.1.1 Implementation Details

This is a modification of the algorithm used for IPv4 (see Section 19.2 "Implementation Details" on page 112). In this case, instead of using two levels, one with a tbl24 and a second with a tbl8, 14 levels are used.

#### LPM6 Library



The implementation can be seen as a multi-bit trie where the *stride* or number of bits inspected on each level varies from level to level. Specifically, 24 bits are inspected on the root node, and the remaining 104 bits are inspected in groups of 8 bits. This effectively means that the trie has 14 levels at the most, depending on the rules that are added to the table.

The algorithm allows the lookup operation to be performed with a number of memory accesses that directly depends on the length of the rule and whether there are other rules with bigger depths and the same key in the data structure. It can vary from 1 to 14 memory accesses, with 5 being the average value for the lengths that are most commonly used in IPv6.

The main data structure is built using the following elements:

- A table with 224 entries
- A number of tables, configurable by the user through the API, with 28 entries

The first table, called tbl24, is indexed using the first 24 bits of the IP address be looked up, while the rest of the tables, called tbl8s, are indexed using the rest of the bytes of the IP address, in chunks of 8 bits. This means that depending on the outcome of trying to match the IP address of an incoming packet to the rule stored in the tbl24 or the subsequent tbl8s we might need to continue the lookup process in deeper levels of the tree.

Similar to the limitation presented in the algorithm for IPv4, to store every possible IPv6 rule, we would need a table with  $2^{128}$  entries. This is not feasible due to resource restrictions.

By splitting the process in different tables/levels and limiting the number of tbl8s, we can greatly reduce memory consumption while maintaining a very good lookup speed (one memory access per level).

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014


Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

117





An entry in a table contains the following fields:

- next hop / index to the tbl8
- depth of the rule (length)
- · valid flag
- · valid group flag
- external entry flag

The first field can either contain a number indicating the tbl8 in which the lookup process should continue or the next hop itself if the longest prefix match has already been found. The depth or length of the rule is the number of bits of the rule that is stored in a specific entry. The flags are used to determine whether the entry/table is valid or not and whether the search process have finished or not respectively.

Both types of tables share the same structure.

The other main data structure is a table containing the main information about the rules (IP, next hop and depth). This is a higher level table, used for different things:

 Check whether a rule already exists or not, prior to addition or deletion, without having to actually perform a lookup.

When deleting, to check whether there is a rule containing the one that is to be deleted. This is important, since the main data structure will have to be updated accordingly.



#### 20.1.2 Addition

When adding a rule, there are different possibilities. If the rule's depth is exactly 24 bits, then:

- Use the rule (IP address) as an index to the tbl24.
- If the entry is invalid (i.e. it doesn't already contain a rule) then set its next hop to its value, the valid flag to 1 (meaning this entry is in use), and the external entry flag to 0 (meaning the lookup process ends at this point, since this is the longest prefix that matches).

If the rule's depth is bigger than 24 bits but a multiple of 8, then:

- Use the first 24 bits of the rule as an index to the tbl24.
- If the entry is invalid (i.e. it doesn't already contain a rule) then look for a free tbl8, set the index to the tbl8 to this value, the valid flag to 1 (meaning this entry is in use), and the external entry flag to 1 (meaning the lookup process must continue since the rule hasn't been explored completely).
- Use the following 8 bits of the rule as an index to the next tbl8.
- Repeat the process until the tbl8 at the right level (depending on the depth) has been reached and fill it with the next hop, setting the next entry flag to 0.

If the rule's depth is any other value, prefix expansion must be performed. This means the rule is copied to all the entries (as long as they are not in use) which would also cause a match.

As a simple example, let's assume the depth is 20 bits. This means that there are  $2^{24-20}=16$  different combinations of the first 24 bits of an IP address that would cause a match. Hence, in this case, we copy the exact same entry to every position indexed by one of these combinations.

By doing this we ensure that during the lookup process, if a rule matching the IP address exists, it is found in, at the most, 14 memory accesses, depending on how many times we need to move to the next table. Prefix expansion is one of the keys of this algorithm, since it improves the speed dramatically by adding redundancy.

Prefix expansion can be performed at any level. So, for example, is the depth is 34 bits, it will be performed in the third level (second tbl8-based level).

## **20.1.3** Lookup

The lookup process is much simpler and quicker. In this case:

- Use the first 24 bits of the IP address as an index to the tbl24. If the entry is not in use, then it means we don't have a rule matching this IP. If it is valid and the external entry flag is set to 0, then the next hop is returned.
- If it is valid and the external entry flag is set to 1, then we use the tbl8 index to find out the tbl8 to be checked, and the next 8 bits of the IP address as an index to this table. Similarly, if the entry is not in use, then we don't have a rule matching this IP address. If it is valid then check the external entry flag for a new tbl8 to be inspected.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

119



• Repeat the process until either we find an invalid entry (lookup miss) or a valid entry with the external entry flag set to 0. Return the next hop in the latter case.

#### 20.1.4 Limitations in the Number of Rules

There are different things that limit the number of rules that can be added. The first one is the maximum number of rules, which is a parameter passed through the API. Once this number is reached, it is not possible to add any more rules to the routing table unless one or more are removed.

The second limitation is in the number of tbl8s available. If we exhaust tbl8s, we won't be able to add any more rules. How to know how many of them are necessary for a specific routing table is hard to determine in advance.

In this algorithm, the maximum number of tbl8s a single rule can consume is 13, which is the number of levels minus one, since the first three bytes are resolved in the tbl24. However:

• Typically, on IPv6, routes are not longer than 48 bits, which means rules usually take up to 3 tbl8s.

As explained in the LPM for IPv4 algorithm, it is possible and very likely that several rules will share one or more tbl8s, depending on what their first bytes are. If they share the same first 24 bits, for instance, the tbl8 at the second level will be shared. This might happen again in deeper levels, so, effectively, two 48 bit-long rules may use the same three tbl8s if the only difference is in their last byte.

The number of tbl8s is a parameter exposed to the user through the API in this version of the algorithm, due to its impact in memory consumption and the number or rules that can be added to the LPM table. One tbl8 consumes 1 kilobyte of memory.

## 20.2 Use Case: IPv6 Forwarding


The LPM algorithm is used to implement the Classless Inter-Domain Routing (CIDR) strategy used by routers implementing IP forwarding.

June 2014 Reference Number: 326003-008



#### Packet Distributor Library 21

The Intel® DPDK Packet Distributor library is a library designed to be used for dynamic load balancing of traffic while supporting single packet at a time operation. When using this library, the logical cores in use are to be considered in two roles: firstly a distributor lcore, which is responsible for load balancing or distributing packets, and a set of worker lcores which are responsible for receiving the packets from the distributor and operating on them. The model of operation is shown in the diagram below.



#### 21.1 **Distributor Core Operation**

The distributor core does the majority of the processing for ensuring that packets are fairly shared among workers. The operation of the distributor is as follows:

- Packets are passed to the distributor component by having the distributor Icore thread call the "rte\_distributor\_process()" API
- 2. The worker lcores all share a single cache line with the distributor core in

June 2014 Programmer's Guide Reference Number: 326003-008



- order to pass messages and packets to and from the worker. The process API call will poll all the worker cache lines to see what workers are requesting packets.
- 3. As workers request packets, the distributor takes packets from the set of packets passed in and distributes them to the workers. As it does so, it examines the "tag" stored in the RSS hash field in the mbuf for each packet and records what tags are being processed by each worker.
- 4. If the next packet in the input set has a tag which is already being processed by a worker, then that packet will be queued up for processing by that worker and given to it in preference to other packets when that work next makes a request for work. This ensures that no two packets with the same tag are processed in parallel, and that all packets with the same tag are processed in input order.
- 5. Once all input packets passed to the process API have either been distributed to workers or been queued up for a worker which is processing a given tag, then the process API returns to the caller.

Other functions which are available to the distributor lcore are:

- rte\_distributor\_returned\_pkts()
- rte\_distributor\_flush()
- rte\_distributor\_clear\_returns()


Of these the most important API call is "rte\_distributor\_returned\_pkts()" which should only be called on the lcore which also calls the process API. It returns to the caller all packets which have finished processing by all worker cores. Within this set of returned packets, all packets sharing the same tag will be returned in their original order.

**NOTE:** If worker lcores buffer up packets internally for transmission in bulk afterwards, the packets sharing a tag will likely get out of order. Once a worker lcore requests a new packet, the distributor assumes that it has completely finished with the previous packet and therefore that additional packets with the same tag can safely be distributed to other workers – who may then flush their buffered packets sooner and cause packets to get out of order.

**NOTE:** No packet ordering guarantees are made about packets which do not share a common packet tag.

Using the process and returned\_pkts API, the following application workflow can be used, while allowing packet order within a packet flow – identified by a tag – to be maintained.

#### Packet Distributor Library



Lcore

The flush and clear\_returns API calls, mentioned previously, are likely of less use that the process and returned\_pkts APIS, and are principally provided to aid in unit testing of the library. Descriptions of these functions and their use can be found in the Intel® DPDK API Reference document.

## 21.2 Worker Operation

Worker cores are the cores which do the actual manipulation of the packets distributed by the packet distributor. Each worker calls "rte\_distributor\_get\_pkt()" API to request a new packet when it has finished processing the previous one. [The previous packet should be returned to the distributor component by passing it as the final parameter to this API call.]

Since it may be desirable to vary the number of worker cores, depending on the traffic load i.e. to save power at times of lighter load, it is possible to have a worker stop processing packets by calling "rte\_distributor\_return\_pkt()" to indicate that it has finished the current packet and does not want a new one.

June 2014
Reference Number: 326003-008
Programmer's Guide
123



# 22 IP Fragmentation and Reassembly Library

The IP Fragmentation and Reassembly Library implements IPv4 and IPv6 packet fragmentation and reassembly.

## 22.1 Packet fragmentation

Packet fragmentation routinies devide input packet into number of fragments. Both rte\_ipv4\_fragment\_packet() and rte\_ipv6\_fragment\_packet() functions assume that input mbuf data points to the start of the IP header of the packet (i.e. L2 header is already stripped out). To avoid copying fo the actual packet's data zero-copy technique is used (rte\_pktmbuf\_attach). For each fragment two new mbufs are created:

- Direct mbuf mbuf that will contain L3 header of the new fragment.
- Indirect mbuf mbuf that is attached to the mbuf with the original packet. It's data field points to the start of the original packets data plus fragment offset.

Then L3 header is copied from the original mbuf into the 'direct' mbuf and updated to reflect new fragmented status. Note that for IPv4, header checksum is not recalculated and is set to zero.

Finally direct and indirect mbufs for each fragnemt are linked together via mbuf's next filed to compose a packet for the new fragment.

The caller has an ability to explicitly specify which mempools should be used to allocate 'direct' and 'indirect' mbufs from.

Note that configuration macro RTE\_MBUF\_SCATTER\_GATHER has to be enabled to make fragmentation library build and work correctly. For more information about direct and indirect mbufs, refer to the *Intel DPDK Programmers guide 7.7 Direct and Indirect Buffers*.

## 22.2 Packet reassembly

## **22.2.1** IP Fragment Table

Fragment table maintains information about already received fragments of the packet.

Each IP packet is uniquely identified by triple <Source IP address>, <Destination IP address>, <ID>.



Note that all update/lookup operations on Fragmen Table are not thread safe. So if different execution contexts (threads/processes) will access the same table simultaneously, then some exernal syncing mechanism have to be provided.

Each table entry can hold information about packets consisting of up to RTE\_LIBRTE\_IP\_FRAG\_MAX (by default: 4) fragments.

Code example, that demonstrates creation of a new Fragmen table:

```
frag_cycles = (rte_get_tsc_hz() + MS_PER_S - 1) / MS_PER_S *
          max_flow_ttl;
bucket_num = max_flow_num + max_flow_num / 4;
frag_tbl = rte_ip_frag_table_create(max_flow_num, bucket_entries,
           max flow num, frag cycles, socket id);
```

Internally Fragmen table is a simple hash table. The basic idea is to use two hash functions and <bucket entries> \* associativity. This provides 2 \* <bucket entries> possible locations in the hash table for each key. Wwhen the collision occurs and all 2 \* <bucket\_entries> are occupied, instead of resinserting existing keys into alternative locations, ip frag tbl add() just returns a faiure.

Also, entries that resides in the table longer then <max\_cycles> are considered as invalid, and could be removed/replaced by the new ones.

Note that reassembly demands a lot of mbuf's to be allocated. At any given time

up to (2 \* bucket entries \* RTE LIBRTE IP FRAG MAX \* < maximum number of mbufs per packet>) can be stored inside Fragment Table waiting for remaining fragments.

#### 22.2.2 **Packet Reassembly**

Fragmented packets processing and reassembly is done by the rte\_ipv4\_frag\_reassemble\_packet()/rte\_ipv6\_frag\_reassemble\_packet. Functions. They either return a pointer to valid mbuf that contains reassembled packet, or NULL (if the packet can't be reassembled for some reason).

These functions are responsible for:

- 1. Search the Fragment Table for entry with packet's <IPv4 Source Address, IPv4 Destination Address, Packet ID>.
- 2. If the entry is found, then check if that entry already timed-out. If yes, then free all previously received fragments, and remove information about them from the entry.
- 3. If no entry with such key is found, then try to create a new one by one of two
  - a) Use as empty entry.
  - b) Delete a timed-out entry, free mbufs associated with it mbufs and store a new entry with specified key in it.

June 2014 Programmer's Guide Reference Number: 326003-008 125





- 4. Update the entry with new fragment information and check if a packet can be reassembled (the packet's entry contains all fragments).
  - a) If yes, then, reassemble the packet, mark table's entry as empty and return the reassembled mbuf to the caller.
  - b) If no, then return a NULL to the caller.

If at any stage of packet processing an error is envountered (e.g: can't insert new entry into the Fragment Table, or invalid/timed-out fragment), then the function will free all associated with the packet fragments, mark the table entry as invalid and return NULL to the caller.

## 22.2.3 Debug logging and Statistics Collection

The RTE\_LIBRTE\_IP\_FRAG\_TBL\_STAT config macro controls statistics collection for the Fragment Table. This macro is not enabled by default.

The RTE\_LIBRTE\_IP\_FRAG\_DEBUG controls debug logging of IP fragments processing and reassembling. This macro is disabled by default. Note that while logging contains a lot of detailed information, it slows down packet processing and might cause the loss of a lot of packets.



#### 23 Multi-process Support

In the Intel® DPDK, multi-process support is designed to allow a group of Intel® DPDK processes to work together in a simple transparent manner to perform packet processing, or other workloads, on Intel® architecture hardware. To support this functionality, a number of additions have been made to the core Intel® DPDK Environment Abstraction Layer (EAL).

The EAL has been modified to allow different types of Intel® DPDK processes to be spawned, each with different permissions on the hugepage memory used by the applications. For now, there are two types of process specified:

- primary processes, which can initialize and which have full permissions on shared memory
- secondary processes, which cannot initialize shared memory, but can attach to pre-initialized shared memory and create objects in it.

Standalone Intel® DPDK processes are primary processes, while secondary processes can only run alongside a primary process or after a primary process has already configured the hugepage shared memory for them.

To support these two process types, and other multi-process setups described later, two additional command-line parameters are available to the EAL:

- --proc-type: for specifying a given process instance as the primary or secondary Intel® DPDK instance
- --file-prefix: to allow processes that do not want to co-operate to have different memory regions

A number of example applications are provided that demonstrate how multiple Intel® DPDK processes can be used together. These are more fully documented in the "Multi- process Sample Application" chapter in the Intel® DPDK Sample Application's User Guide.

#### 23.1 **Memory Sharing**

The key element in getting a multi-process application working using the Intel® DPDK is to ensure that memory resources are properly shared among the processes making up the multi-process application. Once there are blocks of shared memory available that can be accessed by multiple processes, then issues such as inter-process communication (IPC) becomes much simpler.


On application start-up in a primary or standalone process, the Intel DPDK records to memory-mapped files the details of the memory configuration it is using - hugepages in use, the virtual addresses they are mapped at, the number of memory channels present, etc. When a secondary process is started, these files are read and the EAL recreates the same memory configuration in the secondary process so that all memory zones are shared between processes and all pointers to that memory are valid, and point to the same objects, in both processes.

June 2014 Programmer's Guide Reference Number: 326003-008 127



**Note:** Refer to Section 23.3 "Multi-process Limitations" on page 130 for details of how Linux kernel Address-Space Layout Randomization (ASLR) can affect memory sharing.

Figure 16. Memory Sharing in the Intel® DPDK Multi-process Sample Application



The EAL also supports an auto-detection mode (set by EAL --proc-type=auto flag), whereby an Intel® DPDK process is started as a secondary instance if a primary instance is already running.

## 23.2 Deployment Models

### 23.2.1 Symmetric/Peer Processes

Intel<sup>®</sup> DPDK multi-process support can be used to create a set of peer processes where each process performs the same workload. This model is equivalent to having multiple threads each running the same main-loop function, as is done in most of the supplied Intel<sup>®</sup> DPDK sample applications. In this model, the first of the processes spawned should be spawned using the --proc-type=primary EAL flag, while all subsequent instances should be spawned using the --proc-type=secondary flag.

The simple\_mp and symmetric\_mp sample applications demonstrate this usage model. They are described in the "Multi-process Sample Application" chapter in the Intel® DPDK Sample Application's User Guide.



#### 23.2.2 Asymmetric/Non-Peer Processes

An alternative deployment model that can be used for multi-process applications is to have a single primary process instance that acts as a load-balancer or server distributing received packets among worker or client threads, which are run as secondary processes. In this case, extensive use of rte\_ring objects is made, which are located in shared hugepage memory.

The <code>client\_server\_mp</code> sample application shows this usage model. It is described in the "Multi-process Sample Application" chapter in the <code>Intel® DPDK Sample Application's User Guide</code>.

## 23.2.3 Running Multiple Independent Intel® DPDK Applications

In addition to the above scenarios involving multiple Intel® DPDK processes working together, it is possible to run multiple Intel® DPDK processes side-by-side, where those processes are all working independently. Support for this usage scenario is provided using the --file-prefix parameter to the EAL.

By default, the EAL creates hugepage files on each hugetlbfs filesystem using the rtemap\_X filename, where X is in the range 0 to the maximum number of hugepages -1. Similarly, it creates shared configuration files, memory mapped in each process, using the /var/run/.rte\_config filename, when run as root (or \$HOME/.rte\_config when run as a non-root user; if filesystem and device permissions are set up to allow this). The rte part of the filenames of each of the above is configurable using the file-prefix parameter.

In addition to specifying the file-prefix parameter, any Intel<sup>®</sup> DPDK applications that are to be run side-by-side must explicitly limit their memory use. This is done by passing the -m flag to each process to specify how much hugepage memory, in megabytes, each process can use (or passing --socket-mem to specify how much hugepage memory on each socket each process can use).

**Note:** Independent Intel<sup>®</sup> DPDK instances running side-by-side on a single machine cannot share any network ports. Any network ports being used by one process should be blacklisted in every other process.

# 23.2.4 Running Multiple Independent Groups of Intel® DPDK Applications

In the same way that it is possible to run independent Intel® DPDK applications side-by-side on a single system, this can be trivially extended to multi-process groups of Intel® DPDK applications running side-by-side. In this case, the secondary processes must use the same --file-prefix parameter as the primary process whose shared memory they are connecting to.

**Note:** All restrictions and issues with multiple independent  $Intel^{\textcircled{R}}$  DPDK processes running side-by-side apply in this usage scenario also.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

129



## 23.3 Multi-process Limitations

There are a number of limitations to what can be done when running Intel® DPDK multi-process applications. Some of these are documented below:

 The multi-process feature requires that the exact same hugepage memory mappings be present in all applications. The Linux security feature - Address-Space Layout Randomization (ASLR) can interfere with this mapping, so it may be necessary to disable this feature in order to reliably run multi-process applications.

**Warning:** Disabling Address-Space Layout Randomization (ASLR) may have security implications, so it is recommended that it be disabled only when absolutely necessary, and only when the implications of this change have been understood.

- All Intel<sup>®</sup> DPDK processes running as a single application and using shared memory must have distinct coremask arguments. It is not possible to have a primary and secondary instance, or two secondary instances, using any of the same logical cores. Attempting to do so can cause corruption of memory pool caches, among other issues.
- The delivery of interrupts, such as Ethernet\* device link status interrupts, do not work in secondary processes. All interrupts are triggered inside the primary process only. Any application needing interrupt notification in multiple processes should provide its own mechanism to transfer the interrupt information from the primary process to any secondary process that needs the information.
- The use of function pointers between multiple processes running based of
  different compiled binaries is not supported, since the location of a given function
  in one process may be different to its location in a second. This prevents the
  librte\_hash library from behaving properly as in a multi-threaded instance,
  since it uses a pointer to the hash function internally.

To work around this issue, it is recommended that multi-process applications perform the hash calculations by directly calling the hashing function from the code and then using the rte\_hash\_add\_with\_hash()/rte\_hash\_lookup\_with\_hash() functions instead of the functions which do the hashing internally, such as  $rte_hash_add()/rte_hash_lookup() .$ 

• Depending upon the hardware in use, and the number of Intel® DPDK processes used, it may not be possible to have HPET timers available in each Intel® DPDK instance. The minimum number of HPET comparators available to Linux\* userspace can be just a single comparator, which means that only the first, primary Intel® DPDK process instance can open and mmap /dev/hpet. If the number of required Intel® DPDK processes exceeds that of the number of available HPET comparators, the TSC (which is the default timer in this release) must be used as a time source across all processes instead of the HPET.



## 24 Kernel NIC Interface


The Intel® DPDK Kernel NIC Interface (KNI) allows userspace applications access to the Linux\* control plane.

The benefits of using the Intel® DPDK KNI are:

- Faster than existing Linux TUN/TAP interfaces (by eliminating system calls and copy to user()/copy from user() operations.
- Allows management of Intel® DPDK ports using standard Linux net tools such as ethtool, ifconfig and tcpdump.
- Allows an interface with the kernel network stack.

The components of an application using the Intel® DPDK Kernel NIC Interface are shown in Figure 17.

Figure 17. Components of an Intel® DPDK KNI Application



Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

131



## 24.1 The Intel® DPDK KNI Kernel Module

The KNI kernel loadable module provides support for two types of devices:

- A Miscellaneous device (/dev/kni) that:
  - Creates net devices (via ioctl calls).
  - Maintains a kernel thread context shared by all KNI instances (simulating the RX side of the net driver).
  - For single kernel thread mode, maintains a kernel thread context shared by all KNI instances (simulating the RX side of the net driver).
  - For multiple kernel thread mode, maintains a kernel thread context for each KNI instance (simulating the RX side of the new driver).

#### · Net device:

- Net functionality provided by implementing several operations such as netdev\_ops, header\_ops, ethtool\_ops that are defined by struct net device, including support for Intel® DPDK mbufs and FIFOs.
- The interface name is provided from userspace.
- The MAC address can be the real NIC MAC address or random.

#### 24.2 KNI Creation and Deletion

The KNI interfaces are created by an Intel® DPDK application dynamically. The interface name and FIFO details are provided by the application through an ioctl call using the rte kni device info struct which contains:

- · The interface name.
- Physical addresses of the corresponding memzones for the relevant FIFOs.
- Mbuf mempool details, both physical and virtual (to calculate the offset for mbuf pointers).
- PCI information.
- Core affinity.

Refer to rte kni common.h in the Intel® DPDK source code for more details.

The physical addresses will be re-mapped into the kernel address space and stored in separate KNI contexts.

Once KNI interfaces are created, the KNI context information can be queried by calling the  $rte_kni_info_get()$  function.

The KNI interfaces can be deleted by an Intel<sup>®</sup> DPDK application dynamically after being created. Furthermore, all those KNI interfaces not deleted will be deleted on the release operation of the miscellaneous device (when the Intel<sup>®</sup> DPDK application is closed).




#### Intel® DPDK mbuf Flow 24.3

To minimize the amount of Intel® DPDK code running in kernel space, the mbuf mempool is managed in userspace only. The kernel module will be aware of mbufs, but all mbuf allocation and free operations will be handled by the Intel® DPDK application only.

Figure 18 shows a typical scenario with packets sent in both directions.

Packet Flow via mbufs in the Intel DPDK® KNI Figure 18.



#### **Use Case: Ingress** 24.4

On the Intel® DPDK RX side, the mbuf is allocated by the PMD in the RX thread context. This thread will enqueue the mbuf in the rx\_q FIFO. The KNI thread will poll all KNI active devices for the rx q. If an mbuf is dequeued, it will be converted to a sk buff and sent to the net stack via netif rx(). The dequeued mbuf must be freed, so the same pointer is sent back in the free  $\, q$  FIFO.

The RX thread, in the same main loop, polls this FIFO and frees the mbuf after dequeuing it.

#### 24.5 **Use Case: Egress**

For packet egress the Intel® DPDK application must first enqueue several mbufs to create an mbuf cache on the kernel side.

The packet is received from the Linux net stack, by calling the kni net tx() callback. The mbuf is dequeued (without waiting due the cache) and filled with data from sk buff. The sk buff is then freed and the mbuf sent in the tx q FIFO.

June 2014 Programmer's Guide Reference Number: 326003-008 133



The Intel® DPDK TX thread dequeues the mbuf and sends it to the PMD (via  $rte\_eth\_tx\_burst$ ()). It then puts the mbuf back in the cache.

#### 24.6 Ethtool

Ethtool is a Linux-specific tool with corresponding support in the kernel where each net device must register its own callbacks for the supported operations. The current implementation uses the igb/ixgbe modified Linux drivers for ethtool support. Ethtool is not supported in i40e and VMs (VF or EM devices).

## 24.7 Link state and MTU change

Link state and MTU change are network interface specific operations usually done via ifconfig. The request is initiated from the kernel side (in the context of the ifconfig process) and handled by the user space Intel® DPDK application. The application polls the request, calls the application handler and returns the response back into the kernel space.

The application handlers can be registered upon interface creation or explicitly registered/unregistered in runtime. This provides flexibility in multiprocess scenarios (where the KNI is created in the primary process but the callbacks are handled in the secondary one). The constraint is that a single process can register and handle the requests.

## 24.8 KNI Working as a Kernel vHost Backend

<code>vHost</code> is a kernel module usually working as the backend of <code>virtio</code> (a paravirtualization driver framework) to accelerate the traffic from the guest to the host. The Intel® DPDK Kernel NIC interface provides the ability to hookup <code>vHost</code> traffic into userspace Intel® DPDK application. Together with the Intel® DPDK PMD <code>virtio</code>, it significantly improves the throughput between guest and host. In the scenario where Intel® DPDK is running as fast path in the host, <code>kni-vhost</code> is an efficient path for the traffic.


#### 24.8.1 Overview

vHost-net has three kinds of real backend implementations. They are: 1) tap, 2) macvtap and 3) RAW socket. The main idea behind kni-vhost is making the KNI work as a RAW socket, attaching it as the backend instance of vHost-net. It is using the existing interface with vHost-net, so it does not require any kernel hacking, and is fully-compatible with the kernel vhost module. As vHost is still taking responsibility for communicating with the front-end virtio, it naturally supports both legacy virtio-net and the Intel® DPDK PMD virtio. There is a little penalty that comes from the non-polling mode of vhost. However, it scales throughput well when using KNI in multi-thread mode.

June 2014 Reference Number: 326003-008



Figure 19. **vHost-net Architecture Overview** 



#### Pros.

- Inherit all the benefit from virtio/vhost
- Re-use KNI path
- Offload common guest stack from guest to host
- No hacking on whost-net kernel module

#### Cons.

- iovec to rte\_mbuf payload copy
  - kthead cost when scale the number of KNI


#### 24.8.2 **Packet Flow**

There is only a minor difference from the original KNI traffic flows. On transmit side, vhost kthread calls the RAW socket's ops sendmsg and it puts the packets into the KNI transmit FIFO. On the receive side, the kni kthread gets packets from the KNI receive FIFO, puts them into the queue of the raw socket, and wakes up the task in whost kthread to begin receiving. All the packet copying, irrespective of whether it is on the transmit or receive side, happens in the context of whost kthread. Every vhost-net device is exposed to a front end virtio device in the guest.

Programmer's Guide June 2014 Reference Number: 326003-008 135



Figure 20. KNI Traffic Flow



### 24.8.3 Sample Usage

Before starting to use KNI as the backend of vhost, the <code>CONFIG\_RTE\_KNI\_VHOST</code> configuration option must be turned on. Otherwise, by default, KNI will not enable its backend support capability.

Of course, as a prerequisite, the  ${\tt whost-net}$  kernel CONFIG should be chosen before compiling the kernel.

- 1. Compile the Intel® DPDK and insert igb uio as normal.
- 2. Insert the KNI kernel module:

```
insmod ./rte kni.ko
```

If using KNI in multi-thread mode, use the following command line:

```
insmod ./rte kni.ko kthread mode=multiple
```

3. Running the KNI sample application:

```
./kni -c -0xf0 -n 4 -- -p 0x3 -P -config="(0,4,6),(1,5,7)"
```

This command runs the kni sample application with two physical ports. Each port pins two forwarding cores (ingress/egress) in user space.

4. Assign a raw socket to <code>vhost-net</code> during <code>qemu-kvm</code> startup. The Intel® DPDK does not provide a script to do this since it is easy for the user to customize. The following shows the key steps to launch <code>qemu-kvm</code> with <code>kni-vhost</code>.



```
#!/bin/bash
echo 1 > /sys/class/net/vEth0/sock en
fd=`cat /sys/class/net/vEth0/sock fd`
gemu-kvm \
-name vm1 -cpu host -m 2048 -smp 1 -hda /opt/vm-fc16.img \
-netdev tap, fd=$fd, id=hostnet1, vhost=on \
-device virti-net-pci, netdev=hostnet1, id=net1, bus=pci.0, addr=0x4
```

It is simple to enable raw socket using sysfs sock en and get raw socket fd using sock fd under the KNI device node.

Then, using the gemu-kvm command with the -netdev option to assign such raw socket fd as vhost's backend.

Note: The key word tap must exist as gemu-kvm now only supports whost with a tap beckend, so here we cheat gemu-kvm by an existing fd.

#### 24.8.4 **Compatibility Configure Option**

There is a CONFIG RTE KNI VHOST VNET HDR EN configuration option in Intel® DPDK configuration file. By default, it set to n, which means do not turn on the virtio net header, which is used to support additional features (such as, csum offload, vlan offload, generic-segmentation and so on), since the kni-vhost does not yet support those features.

Even if the option is turned on, kni-vhost will ignore the information that the header contains. When working with legacy virtio on the guest, it is better to turn off unsupported offload features using ethtool -K. Otherwise, there may be problems such as an incorrect L4 checksum error.

ξ

June 2014 Programmer's Guide Reference Number: 326003-008 137



# 25 Thread Safety of Intel® DPDK Functions

The Intel® DPDK is comprised of several libraries. Some of the functions in these libraries can be safely called from multiple threads simultaneously, while others cannot. This section allows the developer to take these issues into account when building their own application.

The run-time environment of the Intel® DPDK is typically a single thread per logical core. In some cases, it is not only multi-threaded, but multi-process. Typically, it is best to avoid sharing data structures between threads and/or processes where possible. Where this is not possible, then the execution blocks must access the data in a thread- safe manner. Mechanisms such as atomics or locking can be used that will allow execution blocks to operate serially. However, this can have an effect on the performance of the application.

#### 25.1 Fast-Path APIs

Applications operating in the data plane are performance sensitive but certain functions within those libraries may not be safe to call from multiple threads simultaneously. The hash, LPM and mempool libraries and RX/TX in the PMD are examples of this.

The hash and LPM libraries are, by design, thread unsafe in order to maintain performance. However, if required the developer can add layers on top of these libraries to provide thread safety. Locking is not needed in all situations, and in both the hash and LPM libraries, lookups of values can be performed in parallel in multiple threads. Adding, removing or modifying values, however, cannot be done in multiple threads without using locking when a single hash or LPM table is accessed. Another alternative to locking would be to create multiple instances of these tables allowing each thread its own copy.

The RX and TX of the PMD are the most critical aspects of an Intel $^{\$}$  DPDK application and it is recommended that no locking be used as it will impact performance. Note, however, that these functions can safely be used from multiple threads when each thread is performing I/O on a different NIC queue. If multiple threads are to use the same hardware queue on the same NIC port, then locking, or some other form of mutual exclusion, is necessary.

The ring library is based on a lockless ring-buffer algorithm that maintains its original design for thread safety. Moreover, it provides high performance for either multi- or single-consumer/producer enqueue/dequeue operations. The mempool library is based on the Intel<sup>®</sup> DPDK lockless ring library and therefore is also multi-thread safe.



#### 25.2 **Performance Insensitive API**

Outside of the performance sensitive areas described in Section 25.1, the Intel® DPDK provides a thread-safe API for most other libraries. For example, malloc(librte malloc) and memzone functions are safe for use in multi-threaded and multi-process environments.

The setup and configuration of the PMD is not performance sensitive, but is not thread safe either. It is possible that the multiple read/writes during PMD setup and configuration could be corrupted in a multi-thread environment. Since this is not performance sensitive, the developer can choose to add their own layer to provide thread-safe setup and configuration. It is expected that, in most applications, the initial configuration of the network ports would be done by a single thread at startup.

#### 25.3 **Library Initialization**

It is recommended that Intel® DPDK libraries are initialized in the main thread at application startup rather than subsequently in the forwarding threads. However, the Intel® DPDK performs checks to ensure that libraries are only initialized once. If initialization is attempted more than once, an error is returned.

In the multi-process case, the configuration information of shared memory will only be initialized by the master process. Thereafter, both master and secondary processes can allocate/release any objects of memory that finally rely on rte malloc or memzones.

#### **Interrupt Thread** 25.4

The Intel® DPDK works almost entirely in Linux user space in polling mode. For certain infrequent operations, such as receiving a PMD link status change notification, callbacks may be called in an additional thread outside the main Intel® DPDK processing threads. These function callbacks should avoid manipulating Intel® DPDK objects that are also managed by the normal Intel® DPDK threads, and if they need to do so, it is up to the application to provide the appropriate locking or mutual exclusion restrictions around those objects.

δ

June 2014 Programmer's Guide Reference Number: 326003-008 139




# 26 Quality of Service (QoS) Framework

This chapter describes the Intel® DPDK Quality of Service (QoS) framework.

## **26.1** Packet Pipeline with QoS Support

An example of a complex packet processing pipeline with QoS support is shown in the following figure.

Figure 21. Complex Packet Processing Pipeline with QoS Support



This pipeline can be built using reusable Intel® DPDK software libraries. The main blocks implementing QoS in this pipeline are: the policer, the dropper and the scheduler. A functional description of each block is provided in the following table.



**Table 1. Packet Processing Pipeline Implementing QoS** 

#	Block	Functional Description	
1	Packet I/O RX & TX	Packet reception/ transmission from/to multiple NIC ports. Poll mode drivers (PMDs) for Intel 1 GbE/10 GbE NICs.	
2	Packet parser	Identify the protocol stack of the input packet. Check the integrity of the packet headers.	
3	Flow classification	Map the input packet to one of the known traffic flows. Exact match table lookup using configurable hash function (jhash, CRC and so on) and bucket logic to handle collisions.	
4	Policer	Packet metering using srTCM (RFC 2697) or trTCM (RFC2698) algorithms.	
5	Load Balancer	Distribute the input packets to the application workers. Provide uniform load to each worker. Preserve the affinity of traffic flows to workers and the packet order within each flow.	
6	Worker threads	Placeholders for the customer specific application workload (for example, IP stack and so on).	
7	Congestion management using the Random Early Detection (algorithm (specified by the Sally Floyd - Van Jacobson paper Weighted RED (WRED). Drop packets based on the current s queue load level and packet priority. When congestion is explower priority packets are dropped first.		
8	Hierarchical Scheduler	5-level hierarchical scheduler (levels are: output port, subport, pipe, traffic class and queue) with thousands (typically 64K) leaf nodes (queues). Implements traffic shaping (for subport and pipe levels), strict priority (for traffic class level) and Weighted Round Robin (WRR) (for queues within each pipe traffic class).	

The infrastructure blocks used throughout the packet processing pipeline are listed in the following table.

Table 2. Infrastructure Blocks Used by the Packet Processing Pipeline

#	Block	Functional Description
1	Buffer manager	Support for global buffer pools and private per-thread buffer caches.
2	Queue manager	Support for message passing between pipeline blocks.
3	Power saving	Support for power saving during low activity periods.

The mapping of pipeline blocks to CPU cores is configurable based on the performance level required by each specific application and the set of features enabled for each block. Some blocks might consume more than one CPU core (with each CPU core running a different instance of the same block on different input packets), while several other blocks could be mapped to the same CPU core.

Programmer's Guide June 2014 Reference Number: 326003-008 141




#### 26.2 Hierarchical Scheduler

The hierarchical scheduler block, when present, usually sits on the TX side just before the transmission stage. Its purpose is to prioritize the transmission of packets from different users and different traffic classes according to the policy specified by the Service Level Agreements (SLAs) of each network node.

#### 26.2.1 Overview

The hierarchical scheduler block is similar to the traffic manager block used by network processors that typically implement per flow (or per group of flows) packet queuing and scheduling. It typically acts like a buffer that is able to temporarily store a large number of packets just before their transmission (enqueue operation); as the NIC TX is requesting more packets for transmission, these packets are later on removed and handed over to the NIC TX with the packet selection logic observing the predefined SLAs (dequeue operation).

Figure 22. Hierarchical Scheduler Block Internal Diagram



The hierarchical scheduler is optimized for a large number of packet queues. When only a small number of queues are needed, message passing queues should be used instead of this block. See Section 26.2.5 "Worst Case Scenarios for Performance" on page 161 for a more detailed discussion.


## 26.2.2 Scheduling Hierarchy

The scheduling hierarchy is shown in Figure 23. The first level of the hierarchy is the Ethernet TX port 1/10/40 GbE, with subsequent hierarchy levels defined as subport, pipe, traffic class and queue.



Typically, each subport represents a predefined group of users, while each pipe represents an individual user/subscriber. Each traffic class is the representation of a different traffic type with specific loss rate, delay and jitter requirements, such as voice, video or data transfers. Each queue hosts packets from one or multiple connections of the same type belonging to the same user.

Figure 23. **Scheduling Hierarchy per Port** 



The functionality of each hierarchical level is detailed in the following table.

Programmer's Guide June 2014 Reference Number: 326003-008 143



#### Table 3. Port Scheduling Hierarchy

#	Level	Siblings per Parent	Functional Description
1	Port	-	<ol> <li>Output Ethernet port 1/10/40 GbE.</li> <li>Multiple ports are scheduled in round robin order with all ports having equal priority.</li> </ol>
2	Subport	Configurable (default: 8)	<ol> <li>Traffic shaping using token bucket algorithm (one token bucket per subport).</li> <li>Upper limit enforced per Traffic Class (TC) at the subport level.</li> <li>Lower priority TCs able to reuse subport bandwidth currently unused by higher priority TCs.</li> </ol>
3	Pipe	Configurable (default: 4K)	Traffic shaping using the token bucket algorithm (one token bucket per pipe.
4	Traffic Class (TC)	4	<ol> <li>TCs of the same pipe handled in strict priority order.</li> <li>Upper limit enforced per TC at the pipe level.</li> <li>Lower priority TCs able to reuse pipe bandwidth currently unused by higher priority TCs.</li> <li>When subport TC is oversubscribed (configuration time event), pipe TC upper limit is capped to a dynamically adjusted value that is shared by all the subport pipes.</li> </ol>
5	Queue	4	Queues of the same TC are serviced using Weighted Round Robin (WRR) according to predefined weights.

## **26.2.3** Application Programming Interface (API)

#### **26.2.3.1 Port Scheduler Configuration API**

The rte\_sched.h file contains configuration functions for port, subport and pipe.

#### 26.2.3.2 Port Scheduler Enqueue API

The port scheduler enqueue API is very similar to the API of the Intel $^{\scriptsize{\textcircled{\scriptsize 0}}}$  DPDK PMD TX function.

#### 26.2.3.3 Port Scheduler Dequeue API

The port scheduler dequeue API is very similar to the API of the Intel® DPDK PMD RX function.




### 26.2.3.4 Usage Example

```
/* File "application.c" */
#define N PKTS RX 64
#define N PKTS TX 48
#define NIC_RX_PORT 0
#define NIC RX QUEUE 0
#define NIC TX PORT 1
#define NIC_TX_QUEUE 0
struct rte sched port *port = NULL;
struct rte mbuf *pkts_rx[N_PKTS_RX], *pkts_tx[N_PKTS_TX];
uint32 t n pkts rx, n pkts tx;
/* Initialization */
<initialization code>
/* Runtime */
while (1) {
        /* Read packets from NIC RX queue */
        n pkts rx = rte eth rx burst(NIC RX PORT, NIC RX QUEUE, pkts rx, N PKTS RX);
        /* Hierarchical scheduler enqueue */
        rte_sched_port_enqueue(port, pkts_rx, n_pkts_rx);
        /* Hierarchical scheduler dequeue */
        n pkts tx = rte sched port dequeue(port, pkts tx, N PKTS TX);
        /* Write packets to NIC TX queue */
        rte eth tx burst (NIC TX PORT, NIC TX QUEUE, pkts tx, n pkts tx);
```

#### 26.2.4 **Implementation**

#### 26.2.4.1 **Internal Data Structures per Port**

A schematic of the internal data structures in shown in Figure 24 with details in



June 2014


Reference Number: 326003-008



Table 4.



Figure 24. Internal Data Structures per Port



Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

147



**Table 4. Scheduler Internal Data Structures per Port** 

#	Data structure	Size (bytes)	# per port	Acces	s type	Description
				Enq	Deq	
1	Subport table entry	64	# subports per port	-	Rd, Wr	Persistent subport data (credits, etc).
2	Pipe table	64	# pipes per port	-	Rd, Wr	Persistent data for pipe, its TCs and its queues (credits, etc) that is updated during run-time.
	entry					The pipe configuration parameters do not change during run-time. The same pipe configuration parameters are shared by multiple pipes, therefore they are not part of pipe table entry.
3	Queue table	4	#queues per port	Rd, Wr	Rd, Wr	Persistent queue data (read and write pointers). The queue size is the same per TC for all queues,
	entry					allowing the queue base address to be computed using a
						fast formula, so these two parameters are not part of queue table entry.
						The queue table entries for any given pipe are stored in the same cache line.
4	Queue storage area	Config (default: 64 x8)	# queues per port	Wr	Rd	Array of elements per queue; each element is 8 byte in size (mbuf pointer).
5	Active queues bitmap	1 bit per queue	1	Wr (Set)	Rd, Wr (Clear)	The bitmap maintains one status bit per queue: queue not active (queue is empty) or queue active (queue is not empty).
						Queue bit is set by the scheduler enqueue and cleared by the scheduler dequeue when queue becomes empty.
						Bitmap scan operation returns the next non-empty pipe and its status (16-bit mask of active queue in the pipe).
6	Grinder	~128	Config (default: 8)	-	Rd, Wr	Short list of active pipes currently under processing. The grinder contains temporary data during pipe processing.
						Once the current pipe exhausts packets or credits, it is replaced with another active pipe from the bitmap.

## **26.2.4.2** Multicore Scaling Strategy

The multicore scaling strategy is:

- 1. Running different physical ports on different threads. The enqueue and dequeue of the same port are run by the same thread.
- 2. Splitting the same physical port to different threads by running different sets of subports of the same physical port (virtual ports) on different threads. Similarly, a subport can be split into multiple subports that are each run by a different thread. The enqueue and dequeue of the same port are run by the same thread.



This is only required if, for performance reasons, it is not possible to handle a full port with a single core.

### 26.2.4.2.1 Enqueue and Dequeue for the Same Output Port

Running enqueue and dequeue operations for the same output port from different cores is likely to cause significant impact on scheduler's performance and it is therefore not recommended.

The port engueue and dequeue operations share access to the following data structures:

- 1. Packet descriptors
- 2. Queue table
- 3. Queue storage area
- 4. Bitmap of active gueues

The expected drop in performance is due to:

- 1. Need to make the queue and bitmap operations thread safe, which requires either using locking primitives for access serialization (for example, spinlocks/ semaphores) or using atomic primitives for lockless access (for example, Test and Set, Compare And Swap, an so on). The impact is much higher in the former
- 2. Ping-pong of cache lines storing the shared data structures between the cache hierarchies of the two cores (done transparently by the MESI protocol cache coherency CPU hardware).

Therefore, the scheduler enqueue and dequeue operations have to be run from the same thread, which allows the queues and the bitmap operations to be non-thread safe and keeps the scheduler data structures internal to the same core.

#### 26.2.4.2.2 Performance Scaling

Scaling up the number of NIC ports simply requires a proportional increase in the number of CPU cores to be used for traffic scheduling.

#### **Enqueue Pipeline** 26.2.4.3

The sequence of steps per packet:

- 1. Access the mbuf to read the data fields required to identify the destination gueue for the packet. These fields are: port, subport, traffic class and queue within traffic class, and are typically set by the classification stage.
- 2. Access the queue structure to identify the write location in the queue array. If the queue is full, then the packet is discarded.
- 3. Access the queue array location to store the packet (i.e. write the mbuf pointer).

It should be noted the strong data dependency between these steps, as steps 2 and 3 cannot start before the result from steps 1 and 2 becomes available, which prevents the processor out of order execution engine to provide any significant performance optimizations.




Given the high rate of input packets and the large amount of queues, it is expected that the data structures accessed to enqueue the current packet are not present in the L1 or L2 data cache of the current core, thus the above 3 memory accesses would result (on average) in L1 and L2 data cache misses. A number of 3 L1/L2 cache misses per packet is not acceptable for performance reasons.

The workaround is to prefetch the required data structures in advance. The prefetch operation has an execution latency during which the processor should not attempt to access the data structure currently under prefetch, so the processor should execute other work. The only other work available is to execute different stages of the enqueue sequence of operations on other input packets, thus resulting in a pipelined implementation for the enqueue operation.

Figure 25 illustrates a pipelined implementation for the enqueue operation with 4 pipeline stages and each stage executing 2 different input packets. No input packet can be part of more than one pipeline stage at a given time.

Figure 25. Prefetch Pipeline for the Hierarchical Scheduler Enqueue Operation



The congestion management scheme implemented by the enqueue pipeline described above is very basic: packets are enqueued until a specific queue becomes full, then all the packets destined to the same queue are dropped until packets are consumed (by the dequeue operation). This can be improved by enabling RED/WRED as part of the enqueue pipeline which looks at the queue occupancy and packet priority in order to yield the enqueue/drop decision for a specific packet (as opposed to enqueuing all packets / dropping all packets indiscriminately).

### 26.2.4.4 Dequeue State Machine

The sequence of steps to schedule the next packet from the current pipe is:

- 1. Identify the next active pipe using the bitmap scan operation, prefetch pipe.
- 2. *Read* pipe data structure. Update the credits for the current pipe and its subport. Identify the first active traffic class within the current pipe, select the next queue using WRR, *prefetch* queue pointers for all the 16 queues of the current pipe.
- 3. Read next element from the current WRR queue and prefetch its packet descriptor.
- 4. Read the packet length from the packet descriptor (mbuf structure). Based on the packet length and the available credits (of current pipe, pipe traffic class, subport and subport traffic class), take the go/no go scheduling decision for the current packet.


To avoid the cache misses, the above data structures (pipe, queue, queue array, mbufs) are prefetched in advance of being accessed. The strategy of hiding the latency of the prefetch operations is to switch from the current pipe (in grinder A) to another pipe (in grinder B) immediately after a prefetch is issued for the current pipe.



This gives enough time to the prefetch operation to complete before the execution switches back to this pipe (in grinder A).

The dequeue pipe state machine exploits the data presence into the processor cache, therefore it tries to send as many packets from the same pipe TC and pipe as possible (up to the available packets and credits) before moving to the next active TC from the same pipe (if any) or to another active pipe.

Figure 26. Pipe Prefetch State Machine for the Hierarchical Scheduler Dequeue Operation



### 26.2.4.5 Timing and Synchronization

The output port is modeled as a conveyor belt of byte slots that need to be filled by the scheduler with data for transmission. For 10 GbE, there are 1.25 billion byte slots that need to be filled by the port scheduler every second. If the scheduler is not fast enough to fill the slots, provided that enough packets and credits exist, then some slots will be left unused and bandwidth will be wasted.



In principle, the hierarchical scheduler dequeue operation should be triggered by NIC TX. Usually, once the occupancy of the NIC TX input queue drops below a predefined threshold, the port scheduler is woken up (interrupt based or polling based, by continuously monitoring the queue occupancy) to push more packets into the queue.

#### 26.2.4.5.1 Internal Time Reference

The scheduler needs to keep track of time advancement for the credit logic, which requires credit updates based on time (for example, subport and pipe traffic shaping, traffic class upper limit enforcement, and so on).

Every time the scheduler decides to send a packet out to the NIC TX for transmission, the scheduler will increment its internal time reference accordingly. Therefore, it is convenient to keep the internal time reference in units of bytes, where a byte signifies the time duration required by the physical interface to send out a byte on the transmission medium. This way, as a packet is scheduled for transmission, the time is incremented with (n + h), where n is the packet length in bytes and h is the number of framing overhead bytes per packet.

#### 26.2.4.5.2 Internal Time Reference Re-synchronization

The scheduler needs to align its internal time reference to the pace of the port conveyor belt. The reason is to make sure that the scheduler does not feed the NIC TX with more bytes than the line rate of the physical medium in order to prevent packet drop (by the scheduler, due to the NIC TX input queue being full, or later on, internally by the NIC TX).

The scheduler reads the current time on every dequeue invocation. The CPU time stamp can be obtained by reading either the Time Stamp Counter (TSC) register or the High Precision Event Timer (HPET) register. The current CPU time stamp is converted from number of CPU clocks to number of bytes:  $time\_bytes = time\_cycles$  /  $cycles\_per\_byte$ ,  $where cycles\_per\_byte$  is the amount of CPU cycles that is equivalent to the transmission time for one byte on the wire (e.g. for a CPU frequency of 2 GHz and a 10GbE port,  $cycles\_per\_byte = 1.6$ ).

The scheduler maintains an internal time reference of the NIC time. Whenever a packet is scheduled, the NIC time is incremented with the packet length (including framing overhead). On every dequeue invocation, the scheduler checks its internal reference of the NIC time against the current time:

- 1. If NIC time is in the future (NIC time >= current time), no adjustment of NIC time is needed. This means that scheduler is able to schedule NIC packets before the NIC actually needs those packets, so the NIC TX is well supplied with packets;
- 2. If NIC time is in the past (NIC time < current time), then NIC time should be adjusted by setting it to the current time. This means that the scheduler is not able to keep up with the speed of the NIC byte conveyor belt, so NIC bandwidth is wasted due to poor packet supply to the NIC TX.

## **26.2.4.5.3** Scheduler Accuracy and Granularity

The scheduler round trip delay (SRTD) is the time (number of CPU cycles) between two consecutive examinations of the same pipe by the scheduler.



To keep up with the output port (that is, avoid bandwidth loss), the scheduler should be able to schedule n packets faster than the same n packets are transmitted by NIC TX.

The scheduler needs to keep up with the rate of each individual pipe, as configured for the pipe token bucket, assuming that no port oversubscription is taking place. This means that the size of the pipe token bucket should be set high enough to prevent it from overflowing due to big SRTD, as this would result in credit loss (and therefore bandwidth loss) for the pipe.

### 26.2.4.6 Credit Logic

#### 26.2.4.6.1 Scheduling Decision

The scheduling decision to send next packet from (subport S, pipe P, traffic class TC, queue Q) is favorable (packet is sent) when all the conditions below are met:

- Pipe P of subport S is currently selected by one of the port grinders;
- Traffic class TC is the highest priority active traffic class of pipe P;
- Queue Q is the next gueue selected by WRR within traffic class TC of pipe P;
- Subport S has enough credits to send the packet;
- Subport S has enough credits for traffic class TC to send the packet;
- Pipe P has enough credits to send the packet;
- Pipe P has enough credits for traffic class TC to send the packet.

If all the above conditions are met, then the packet is selected for transmission and the necessary credits are subtracted from subport S, subport S traffic class TC, pipe P, pipe P traffic class TC.

#### 26.2.4.6.2 Framing Overhead

As the greatest common divisor for all packet lengths is one byte, the unit of credit is selected as one byte. The number of credits required for the transmission of a packet of n bytes is equal to (n+h), where h is equal to the number of framing overhead bytes per packet.

#### Table 5. Ethernet Frame Overhead Fields

#	Packet field	Length (bytes)	Comments
1	Preamble	7	
2	Start of Frame Delimiter (SFD)	1	
3	Frame Check Sequence (FCS)	4	Considered overhead only if not included in the mbuf packet length field.
4	Inter Frame Gap (IFG)	12	
5	Total	24	



### 26.2.4.6.3 Traffic Shaping

The traffic shaping for subport and pipe is implemented using a token bucket per subport/per pipe. Each token bucket is implemented using one saturated counter that keeps track of the number of available credits.

The token bucket generic parameters and operations are presented in Table 6 and Table 7.

**Table 6. Token Bucket Generic Operations** 

#	Token Bucket Parameter	Unit	Description
1	bucket_rate	Credits per second	Rate of adding credits to the bucket.
2	bucket_size	Credits	Max number of credits that can be stored in the bucket.

**Table 7. Token Bucket Generic Parameters** 

#	Token Bucket Operation	Description
1	Initialization	Bucket set to a predefined value, e.g. zero or half of the bucket size.
2	Credit update	Credits are added to the bucket on top of existing ones, either periodically or on demand, based on the bucket_rate. Credits cannot exceed the upper limit defined by the bucket_size, so any credits to be added to the bucket while the bucket is full are dropped.
3	Credit consumption	As result of packet scheduling, the necessary number of credits is removed from the bucket. The packet can only be sent if enough credits are in the bucket to send the full packet (packet bytes and framing overhead for the packet).

To implement the token bucket generic operations described above, the current design uses the persistent data structure presented in Table 8, while the implementation of the token bucket operations is described in Table 9.

**Table 8. Token Bucket Persistent Data Structure** 

#	Token bucket field	Unit	Description
1	tb_time	Bytes	Time of the last credit update. Measured in bytes instead of seconds or CPU cycles for ease of credit consumption operation (as the current time is also maintained in bytes).
			See Section 26.2.4.5.1 "Internal Time Reference" on page 152 for an explanation of why the time is maintained in byte units.
2	tb_period	Bytes	Time period that should elapse since the last credit update in order for the bucket to be awarded tb_credits_per_period worth or credits.
3	tb_credits_pe r_ period	Bytes	Credit allowance per tb_period.



4	tb_size	Bytes	Bucket size, i.e. upper limit for the tb_credits.
5	tb_credits	Bytes	Number of credits currently in the bucket.

The bucket rate (in bytes per second) can be computed with the following formula:

bucket\_rate = (tb\_credits\_per\_period / tb\_period) \* r

where, r = port line rate (in bytes per second).

### **Table 9. Token Bucket Operations**

#	Token bucket operation	Description		
1	Initialization	tb_credits = 0; or tb_credits = tb_size / 2;		
2	Credit update	Credit update options:		
		<ul> <li>Every time a packet is sent for a port, update the credits of all the subports and pipes of that port. Not feasible.</li> </ul>		
		• Every time a packet is sent, update the credits for the pipe and subport. Very accurate, but not needed (a lot of calculations).		
		<ul> <li>Every time a pipe is selected (that is, picked by one of the grinders), update the credits for the pipe and its subport.</li> </ul>		
		The current implementation is using option 3. According to Section 26.2.4.4 "Dequeue State Machine" on page 150, the pipe and subport credits are updated every time a pipe is selected by the dequeue process before the pipe and subport credits are actually used.		
		The implementation uses a tradeoff between accuracy and speed by updating the bucket credits only when at least a full <i>tb_period</i> has elapsed since the last update.		
		• Full accuracy can be achieved by selecting the value for <i>tb_period</i> for which <i>tb_credits_per_period</i> = 1.		
		<ul> <li>When full accuracy is not required, better performance is achieved by setting tb_credits to a larger value.</li> </ul>		
		Update operations:		
		• n_periods = (time - tb_time) / tb_period;		
		• tb_credits += n_periods * tb_credits_per_period;		
		• tb_credits = min(tb_credits, tb_size);		
		• tb_time += n_periods * tb_period;		
3	Credit consumption (on packet scheduling)	As result of packet scheduling, the necessary number of credits is removed from the bucket. The packet can only be sent if enough credits are in the bucket to send the full packet (packet bytes and framing overhead for the packet).		
		Scheduling operations:		
		<pre>pkt_credits = pkt_len + frame_overhead; if (tb_credits &gt;= pkt_credits) {tb_credits -= pkt_credits;}</pre>		

#### 26.2.4.6.4 Traffic Classes

### **Implementation of Strict Priority Scheduling**

Strict priority scheduling of traffic classes within the same pipe is implemented by the pipe dequeue state machine, which selects the queues in ascending order. Therefore,

Programmer's Guide June 2014 Reference Number: 326003-008 155



queues 0..3 (associated with TC 0, highest priority TC) are handled before queues 4..7 (TC 1, lower priority than TC 0), which are handled before queues 8..11 (TC 2), which are handled before queues 12..15 (TC 3, lowest priority TC).

#### **Upper Limit Enforcement**

The traffic classes at the pipe and subport levels are not traffic shaped, so there is no token bucket maintained in this context. The upper limit for the traffic classes at the subport and pipe levels is enforced by periodically refilling the subport / pipe traffic class credit counter, out of which credits are consumed every time a packet is scheduled for that subport / pipe, as described in Table 10 and Table 11.

Table 10. Subport/Pipe Traffic Class Upper Limit Enforcement Persistent Data Structure

#	Subport or pipe field	Unit	Description
1	tc_time	Bytes	Time of the next update (upper limit refill) for the 4 TCs of the current subport / pipe.
			See Section 26.2.4.5.1, "Internal Time Reference" on page 152for the explanation of why the time is maintained in byte units.
2	tc_period	Bytes	Time between two consecutive updates for the 4 TCs of the current subport / pipe. This is expected to be many times bigger than the typical value of the token bucket tb_period.
3	tc_credits_per_peri od	Bytes	Upper limit for the number of credits allowed to be consumed by the current TC during each enforcement period tc_period.
4	tc_credits	Bytes	Current upper limit for the number of credits that can be consumed by the current traffic class for the remainder of the current enforcement period.

**Table 11. Subport/Pipe Traffic Class Upper Limit Enforcement Operations** 

#	Traffic Class Operation	Description			
1	Initialization	tc_credits = tc_credits_per_period;			
		tc_time = tc_period;			
2	Credit update	Update operations:			
		if (time >= tc_time) {			
		tc_credits = tc_credits_per_period;			
		tc_time = time + tc_period;			
		}			
3	Credit consumption (on packet scheduling)	As result of packet scheduling, the TC limit is decreased with the necessary number of credits. The packet can only be sent if enough credits are currently available in the TC limit to send the full packet (packet bytes and framing overhead for the packet).			
		Scheduling operations:			
		pkt_credits = pk_len + frame_overhead;			



	16 (1) 10 11 10 10 10 10 10 10 10 10
	if (tc_credits >= pkt_credits) {tc_credits -= pkt_credits;}
	ii (tc_credits > - pkt_credits) (tc_credits - pkt_credits,)

# 26.2.4.6.5 Weighted Round Robin (WRR)

The evolution of the WRR design solution from simple to complex is shown in Table 12.

Table 12. Weighted Round Robin (WRR)

#	All Queues Active?	Equal Weights for All Queues?	All Packets Equal?	Strategy
1	Yes	Yes	Yes	Byte level round robin
				Next queue: queue #i, i = $(i + 1)$ % n
2	Yes	Yes	No	Packet level round robin
				Consuming one byte from queue #i requires consuming exactly one token for queue #i.
				T(i) = Accumulated number of tokens previously consumed from queue #i. Every time a packet is consumed from queue #i, T(i) is updated as: T(i) += pkt_len.
				Next queue: queue with the smallest T.
3	Yes	No	No	Packet level weighted round robin
				This case can be reduced to the previous case by introducing a cost per byte that is different for each queue. Queues with lower weights have a higher cost per byte. This way, it is still meaningful to compare the consumption amongst different queues in order to select the next queue.
				w(i) = Weight of queue #i
				t(i) = Tokens per byte for queue #i, defined as the inverse weight of queue #i. For example, if w[03] = [1:2:4:8], then $t[03] = [8:4:2:1]$ ; if w[03] = [1:4:15:20], then $t[03] =$
				[60:15:4:3]. Consuming one byte from queue #i requires consuming t(i) tokens for queue #i.
				$T(i)$ = Accumulated number of tokens previously consumed from queue #i. Every time a packet is consumed from queue #i, $T(i)$ is updated as: $T(i) += pkt\_len * t(i).$
				Next queue: queue with the smallest T.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)

Programmer's Guide

157



#	All Queues Active?	Equal Weights for All Queues?	All Packets Equal?	Strategy
4	No	No	No	Packet level weighted round robin with variable queue status
				Reduce this case to the previous case by setting the consumption of inactive queues to a high number, so that the inactive queues will never be selected by the smallest T logic.
				To prevent T from overflowing as result of successive accumulations, T(i) is truncated after each packet consumption for all queues. For example, T[03] = [1000, 1100, 1200, 1300]
				is truncated to $T[03] = [0, 100, 200, 300]$ by subtracting the min T from $T(i)$ , $i = 0n$ .
				This requires having at least one active queue in the set of input queues, which is guaranteed by the dequeue state machine never selecting an inactive traffic class.
				mask(i) = Saturation mask for queue #i, defined as:
				mask(i) = (queue #i is active)? 0 : 0xFFFFFFF;
				w(i) = Weight of queue #i
				t(i) = Tokens per byte for queue #i, defined as the inverse weight of queue #i.
				T(i) = Accumulated numbers of tokens previously consumed from queue #i.
				Next queue: queue with smallest T.
				Before packet consumption from queue #i:
				$T(i) \mid = mask(i)$
				After packet consumption from queue #i:
				$T(j) = T(i), j \neq i$
				$T(i) = pkt_len * t(i)$
				Note: T(j) uses the T(i) value before T(i) is updated.

### **26.2.4.6.6 Subport Traffic Class Oversubscription**

#### **Problem Statement**

Oversubscription for subport traffic class X is a configuration-time event that occurs when more bandwidth is allocated for traffic class X at the level of subport member pipes than allocated for the same traffic class at the parent subport level.

The existence of the oversubscription for a specific subport and traffic class is solely the result of pipe and subport-level configuration as opposed to being created due to dynamic evolution of the traffic load at run-time (as congestion is).

When the overall demand for traffic class X for the current subport is low, the existence of the oversubscription condition does not represent a problem, as demand for traffic class X is completely satisfied for all member pipes. However, this can no longer be achieved when the aggregated demand for traffic class X for all subport member pipes exceeds the limit configured at the subport level.



#### **Solution Space**

Table 13 summarizes some of the possible approaches for handling this problem, with the third approach selected for implementation.

Table 13. Subport Traffic Class Oversubscription

No.	Approach	Description		
1	Don't care	First come, first served.  This approach is not fair amongst subport member pipes, as pipes that are served first will use up as much bandwidth for TC X as they need, while pipes that are served later will receive poor service due to bandwidth for TC X at the subport level being scarce.		
2	Scale down all pipes	All pipes within the subport have their bandwidth limit for TC X scaled down by the same factor.  This approach is not fair among subport member pipes, as the low end pipes (that is, pipes configured with low bandwidth) can potentially experience severe service degradation that might render their service unusable (if available bandwidth for these pipes drops below the minimum requirements for a workable service), while the service degradation for high end pipes might not be noticeable at all.		
3	Cap the high demand pipes	Each subport member pipe receives an equal share of the bandwidth available at run-time for TC X at the subport level. Any bandwidth left unused by the low-demand pipes is redistributed in equal portions to the high-demand pipes. This way, the high-demand pipes are truncated while the low-demand pipes are not impacted.		

Typically, the subport TC oversubscription feature is enabled only for the lowest priority traffic class (TC 3), which is typically used for best effort traffic, with the management plane preventing this condition from occurring for the other (higher priority) traffic classes.

To ease implementation, it is also assumed that the upper limit for subport TC 3 is set to 100% of the subport rate, and that the upper limit for pipe TC 3 is set to 100% of pipe rate for all subport member pipes.

#### **Implementation Overview**

The algorithm computes a watermark, which is periodically updated based on the current demand experienced by the subport member pipes, whose purpose is to limit the amount of traffic that each pipe is allowed to send for TC 3. The watermark is computed at the subport level at the beginning of each traffic class upper limit enforcement period and the same value is used by all the subport member pipes throughout the current enforcement period. Table 14 illustrates how the watermark computed as subport level at the beginning of each period is propagated to all subport member pipes.

At the beginning of the current enforcement period (which coincides with the end of the previous enforcement period), the value of the watermark is adjusted based on the amount of bandwidth allocated to TC 3 at the beginning of the previous period



that was not left unused by the subport member pipes at the end of the previous period.

If there was subport TC 3 bandwidth left unused, the value of the watermark for the current period is increased to encourage the subport member pipes to consume more bandwidth. Otherwise, the value of the watermark is decreased to enforce equality of bandwidth consumption among subport member pipes for TC 3.

The increase or decrease in the watermark value is done in small increments, so several enforcement periods might be required to reach the equilibrium state. This state can change at any moment due to variations in the demand experienced by the subport member pipes for TC 3, for example, as a result of demand increase (when the watermark needs to be lowered) or demand decrease (when the watermark needs to be increased).

When demand is low, the watermark is set high to prevent it from impeding the subport member pipes from consuming more bandwidth. The highest value for the watermark is picked as the highest rate configured for a subport member pipe. Table 15 illustrates the watermark operation.

Table 14. Watermark Propagation from Subport Level to Member Pipes at the Beginning of Each Traffic Class Upper Limit Enforcement Period

No.	Subport Traffic Class Operation	Description				
1	Initialization	Subport level: subport_period_id = 0				
		Pipe level: pipe_period_id = 0				
2	Credit update	Subport level:				
		<pre>if (time &gt;= subport_tc_time) { subport_wm =   water_mark_update();</pre>				
		<pre>subport_tc_time = time + subport_tc_period; subport_period_id ++;</pre>				
		}				
		Pipe level:				
		<pre>if (pipe_period_id != subport_period_id) { pipe_ov_credits =   subport_wm * pipe_weight; pipe_period_id = subport_period_id;</pre>				
		}				
3	Credit consumption (on packet scheduling)	Pipe level:				
		<pre>pkt_credits = pk_len + frame_overhead; if (pipe_ov_credits &gt;= pkt_credits) {</pre>				
		pipe_ov_credits -= pkt_credits;				
		}				



**Table 15. Watermark Calculation** 

No.	Subport Traffic Class Operation	Description			
1	Initialization	Subport level:			
		wm = WM_MAX			
2	Credit update	Subport level (water_mark_update):			
		tc0_cons = subport_tc0_credits_per_period - subport_tc0_credits tc1_cons = subport_tc1_credits_per_period - subport_tc1_credits tc2_cons = subport_tc2_credits_per_period - subport_tc2_credits tc3_cons = subport_tc3_credits_per_period - subport_tc3_credits			
		<pre>tc3_cons_max = subport_tc3_credits_per_period - (tc0_cons + tc1_cons + tc2_cons);</pre>			
		if (tc3_consumption > (tc3_consumption_max - MTU)) { wm -= wm >> 7;			
		if (wm < WM_MIN) wm = WM_MIN;			
		} else {			
		wm += (wm >> 7) + 1;			
		if (wm > WM_MAX) wm = WM_MAX;			
		}			

#### **Worst Case Scenarios for Performance** 26.2.5

#### 26.2.5.1 **Lots of Active Queues with Not Enough Credits**

The more queues the scheduler has to examine for packets and credits in order to select one packet, the lower the performance of the scheduler is.

The scheduler maintains the bitmap of active queues, which skips the non-active queues, but in order to detect whether a specific pipe has enough credits, the pipe has to be drilled down using the pipe dequeue state machine, which consumes cycles regardless of the scheduling result (no packets are produced or at least one packet is produced).

This scenario stresses the importance of the policer for the scheduler performance: if the pipe does not have enough credits, its packets should be dropped as soon as possible (before they reach the hierarchical scheduler), thus rendering the pipe queues as not active, which allows the dequeue side to skip that pipe with no cycles being spent on investigating the pipe credits that would result in a "not enough credits" status.

#### 26.2.5.2 **Single Queue with 100% Line Rate**


The port scheduler performance is optimized for a large number of queues. If the number of queues is small, then the performance of the port scheduler for the same level of active traffic is expected to be worse than the performance of a small set of message passing queues.



# 26.3 Dropper

The purpose of the Intel® DPDK dropper is to drop packets arriving at a packet scheduler to avoid congestion. The dropper supports the Random Early Detection (RED), Weighted Random Early Detection (WRED) and tail drop algorithms. Figure 1 illustrates how the dropper integrates with the scheduler. The Intel® DPDK currently does not support congestion management so the dropper provides the only method for congestion avoidance.

Figure 27. High-level Block Diagram of the Intel® DPDK Dropper



The dropper uses the Random Early Detection (RED) congestion avoidance algorithm as documented in the reference publication<sup>1</sup>. The purpose of the RED algorithm is to monitor a packet queue, determine the current congestion level in the queue and decide whether an arriving packet should be enqueued or dropped. The RED algorithm uses an Exponential Weighted Moving Average (EWMA) filter to compute average queue size which gives an indication of the current congestion level in the queue.

For each enqueue operation, the RED algorithm compares the average queue size to minimum and maximum thresholds. Depending on whether the average queue size is below, above or in between these thresholds, the RED algorithm calculates the

Intel® Data Plane Development Kit (Intel® DPDK) Programmer's Guide 162

<sup>&</sup>lt;sup>1</sup> S. F. a. V. Jacobson, "Random Early Detection Gateways for Congestion Avoidance," IEEE/ACM Transactionson Networking, pp. 1--22, 1993.




probability that an arriving packet should be dropped and makes a random decision based on this probability.

The dropper also supports Weighted Random Early Detection (WRED) by allowing the scheduler to select different RED configurations for the same packet queue at runtime. In the case of severe congestion, the dropper resorts to tail drop. This occurs when a packet queue has reached maximum capacity and cannot store any more packets. In this situation, all arriving packets are dropped.

The flow through the dropper is illustrated in Figure 28. The RED/WRED algorithm is exercised first and tail drop second.

Figure 28. Flow Through the Dropper



The use cases supported by the dropper are:

- Initialize configuration data
- Initialize run-time data
- Engueue (make a decision to enqueue or drop an arriving packet)



Mark empty (record the time at which a packet queue becomes empty)

The configuration use case is explained in <u>Section 2.23.3.1</u>, the enqueue operation is explained in <u>Section 2.23.3.2</u> and the mark empty operation is explained in <u>Section 2.23.3.3</u>.

# 26.3.1 Configuration

A RED configuration contains the parameters given in Table 16.

**Table 16. RED Configuration Parameters** 

Parameter	Minimum	Maximum	Typical
Minimum Threshold	0	1022	1/4 x queue size
Maximum Threshold	1	1023	1/2 x queue size
Inverse Mark Probability	1	255	10
EWMA Filter Weight	1	12	9


The meaning of these parameters is explained in more detail in the following sections. The format of these parameters as specified to the dropper module API corresponds to the format used by Cisco\* in their RED implementation. The minimum and maximum threshold parameters are specified to the dropper module in terms of number of packets. The mark probability parameter is specified as an inverse value, for example, an inverse mark probability parameter value of 10 corresponds to a mark probability of 1/10 (that is, 1 in 10 packets will be dropped). The EWMA filter weight parameter is specified as an inverse log value, for example, a filter weight parameter value of 9 corresponds to a filter weight of 1/29.

## 26.3.2 Enqueue Operation

In the example shown in Figure 29, q (actual queue size) is the input value, avg (average queue size) and count (number of packets since the last drop) are run-time values, decision is the output value and the remaining values are configuration parameters.



**Example Data Flow Through Dropper** Figure 29.



#### 26.3.2.1 **EWMA Filter Microblock**

The purpose of the EWMA Filter microblock is to filter queue size values to smooth out transient changes that result from "bursty" traffic. The output value is the average queue size which gives a more stable view of the current congestion level in the queue.

The EWMA filter has one configuration parameter, filter weight, which determines how quickly or slowly the average queue size output responds to changes in the actual queue size input. Higher values of filter weight mean that the average queue size responds more quickly to changes in actual queue size.

#### 26.3.2.1.1 Average Queue Size Calculation when the Queue is not Empty

The definition of the EWMA filter is given in the following equation.

### Equation 1.

$$avg[i] = (1 - w_a) \times avg[i - 1] + w_a \times q[i]$$

#### Where:

- avg = average queue size
- $w_a$  = filter weight
- q = actual queue size

**Note:** The filter weight,  $w_q = 1/2^n$ , where n is the filter weight parameter value passed to the dropper module on configuration (see Section 2.23.3.1).



### 26.3.2.2 Average Queue Size Calculation when the Queue is Empty

The EWMA filter does not read time stamps and instead assumes that enqueue operations will happen quite regularly. Special handling is required when the queue becomes empty as the queue could be empty for a short time or a long time. When the queue becomes empty, average queue size should decay gradually to zero instead of dropping suddenly to zero or remaining stagnant at the last computed value. When a packet is enqueued on an empty queue, the average queue size is computed using the following formula<sup>1</sup>:

### **Equation 2.**

$$avg[i] = avg[i-1] \times (1-w_a)^m$$

#### Where:

• m = the number of enqueue operations that could have occurred on this queue while the queue was empty

In the dropper module, m is defined as:

$$m = \left(\frac{time - qtime}{s}\right)$$

#### Where:

- time = current time
- qtime = time the queue became empty
- s = typical time between successive enqueue operations on this queue

The time reference is in units of bytes, where a byte signifies the time duration required by the physical interface to send out a byte on the transmission medium (see Section 26.2.4.5.1 "Internal Time Reference" on page 152). The parameter s is defined in the dropper module as a constant with the value:  $s=2^{22}$ . This corresponds to the time required by every leaf node in a hierarchy with 64K leaf nodes to transmit one 64-byte packet onto the wire and represents the worst case scenario. For much smaller scheduler hierarchies, it may be necessary to reduce the parameter s, which is defined in the red header source file (rte red.h) as:

Since the time reference is in bytes, the port speed is implied in the expression: time-qtime. The dropper does not have to be configured with the actual port speed. It adjusts automatically to low speed and high speed links.

### 26.3.2.2.1 Implementation

A numerical method is used to compute the factor  $(1-w_q)^m$  that appears in Equation 2.



This method is based on the following identity:

$$a \equiv 2^{(b \times \log_2(a))}$$

This allows us to express the following:

$$\left(1 - w_q\right)^m = 2^{\left(m \times \log_2\left(1 - w_q\right)\right)}$$

In the dropper module, a look-up table is used to compute  $log_2(1-w_0)$  for each value of  $w_0$  supported by the dropper module. The factor  $(1-w_0)^m$  can then be obtained by multiplying the table value by m and applying shift operations. To avoid overflow in the multiplication, the value, m, and the look-up table values are limited to 16 bits. The total size of the look-up table is 56 bytes. Once the factor  $(1-w_0)^m$  is obtained using this method, the average queue size can be calculated from Equation 2.

### 26.3.2.2.2 Alternative Approaches

Other methods for calculating the factor  $(1-w_a)^m$  in the expression for computing average queue size when the queue is empty (Equation 2) were considered. These approaches include:

- Floating-point evaluation
- Fixed-point evaluation using a small look-up table (512B) and up to 16 multiplications (this is the approach used in the FreeBSD\* ALTQ RED implementation)
- Fixed-point evaluation using a small look-up table (512B) and 16 SSE multiplications (SSE optimized version of the approach used in the FreeBSD\* ALTO RED implementation)
- Large look-up table (76 KB)

The method that was finally selected (described above in Section 26.3.2.2.1) out performs all of these approaches in terms of run-time performance and memory requirements and also achieves accuracy comparable to floating-point evaluation. Table 17 lists the performance of each of these alternative approaches relative to the method that is used in the dropper. As can be seen, the floating-point implementation achieved the worst performance.

**Table 17. Relative Performance of Alternative Approaches** 

Method	Relative Performance
Current dropper method (see Section 23.3.2.1.3)	100%
Fixed-point method with small (512B) look-up table	148%
SSE method with small (512B) look-up table	114%
Large (76KB) look-up table	118%
Floating-point	595%

**Note**: In this case, since performance is expressed as time spent executing the operation in a specific condition, any relative performance value above 100% runs slower than the reference method.



### 26.3.2.3 Drop Decision Block

The Drop Decision block:

- Compares the average queue size with the minimum and maximum thresholds
- Calculates a packet drop probability
- Makes a random decision to enqueue or drop an arriving packet

The calculation of the drop probability occurs in two stages. An initial drop probability is calculated based on the average queue size, the minimum and maximum thresholds and the mark probability. An actual drop probability is then computed from the initial drop probability. The actual drop probability takes the count run-time value into consideration so that the actual drop probability increases as more packets arrive to the packet queue since the last packet was dropped.

#### 26.3.2.3.1 Initial Packet Drop Probability

The initial drop probability is calculated using the following equation.

### **Equation 3.**

$$p_b = \begin{cases} 0, & avg < min_{th} \\ max_p \left( \frac{avg - min_{th}}{max_{th} - min_{th}} \right), & min_{th} \leq avg < max_{th} \\ 1, & avg \geq max_{th} \end{cases}$$


### Where:

- max<sub>p</sub> = mark probability
- avg = average queue size
- min<sub>th</sub> = minimum threshold
- $max_{th} = maximum threshold$

The calculation of the packet drop probability using Equation 3 is illustrated in Figure 30. If the average queue size is below the minimum threshold, an arriving packet is enqueued. If the average queue size is at or above the maximum threshold, an arriving packet is dropped. If the average queue size is between the minimum and maximum thresholds, a drop probability is calculated to determine if the packet should be enqueued or dropped.



Figure 30. Packet Drop Probability for a Given RED Configuration



### 26.3.2.3.2 Actual Drop Probability

If the average queue size is between the minimum and maximum thresholds, then the actual drop probability is calculated from the following equation.

#### Equation 4.

$$p_a = \frac{p_b}{(2 - count \times p_b)}$$

#### Where:

- $P_b$  = initial drop probability (from Equation 3)
- count = number of packets that have arrived since the last drop

The constant 2, in Equation 4 is the only deviation from the drop probability formulae given in the reference document where a value of 1 is used instead. It should be noted that the value pa computed from Equation 4 can be negative or greater than 1. If this is the case, then a value of 1 should be used instead.

The initial and actual drop probabilities are shown in Figure 31. The actual drop probability is shown for the case where the formula given in the reference document1 is used (blue curve) and also for the case where the formula implemented in the dropper module, Equation 4 is used (red curve). The formula in the reference document results in a significantly higher drop rate compared to the mark probability configuration parameter specified by the user. The choice to deviate from the

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014

Reference Number: 326003-008

Intel® Data Plane Development Kit (Intel® DPDK)


Programmer's Guide

169



reference document is simply a design decision and one that has been taken by other RED implementations, for example, FreeBSD\* ALTQ RED.

Figure 31. Initial Drop Probability (pb), Actual Drop probability (pa) Computed Using a Factor 1 (Blue Curve) and a Factor 2 (Red Curve)



# **26.3.3 Queue Empty Operation**

The time at which a packet queue becomes empty must be recorded and saved with the RED run-time data so that the EWMA filter block can calculate the average queue size on the next enqueue operation. It is the responsibility of the calling application to inform the dropper module through the API that a queue has become empty.

### 26.3.4 Source Files Location

The source files for the Intel® DPDK dropper are located at:

- DPDK/lib/librte\_sched/rte\_red.h
- DPDK/lib/librte\_sched/rte\_red.c

# **26.3.5** Integration with the Intel® DPDK QoS Scheduler

RED functionality in the Intel<sup>®</sup> DPDK QoS scheduler is disabled by default. To enable it, use the Intel<sup>®</sup> DPDK configuration parameter:

This parameter must be set to y. The parameter is found in the build configuration files in the <code>DPDK/config</code> directory, for example, <code>DPDK/config/common\_linuxapp</code>. RED configuration parameters are specified in the <code>rte\_red\_params</code> structure within the



rte\_sched\_port\_params structure that is passed to the scheduler on initialization. RED parameters are specified separately for four traffic classes and three packet colors (green, yellow and red) allowing the scheduler to implement Weighted Random Early Detection (WRED).

# **26.3.6** Integration with the Intel® DPDK QoS Scheduler Sample Application

The Intel® DPDK QoS Scheduler Application reads a configuration file on start-up. The configuration file includes a section containing RED parameters. The format of these parameters is described in <u>Section 2.23.3.1</u>. A sample RED configuration is shown below. In this example, the queue size is 64 packets.

**Note:** For correct operation, the same EWMA filter weight parameter (wred weight) should be used for each packet color (green, yellow, red) in the same traffic class (tc).

```
; RED params per traffic class and color (Green / Yellow / Red)
[red]
tc 0 wred min = 28 22 16
tc \ 0 \ wred \ max = 32 \ 32 \ 32
tc 0 wred inv prob = 10 \ 10 \ 10
tc 0 wred weight = 999
tc 1 wred min = 28 22 16
tc 1 wred max = 32 32 32
tc 1 wred inv prob = 10 10 10
tc 1 wred weight = 9 9 9
tc 2 wred min = 28 22 16
tc 2 wred max = 32 32 32
tc 2 wred inv prob = 10 \ 10 \ 10
tc 2 wred weight = 9 9 9
tc 3 wred min = 28 22 16
tc \ 3 \ wred \ max = 32 \ 32 \ 32
tc 3 wred inv prob = 10 10 10
tc 3 wred weight = 999
```

With this configuration file, the RED configuration that applies to green, yellow and red packets in traffic class 0 is shown in Table 18.

Table 18. RED Configuration Corresponding to RED Configuration File

RED Paramter	Configuration Name	Green	Yellow	Red
Minimum Threshold	tc 0 wred min	28	22	16
Maximum Threshold	tc 0 wred max	32	32	32
Mark Probability	tc 0 wred inv prob	10	10	10
EWMA Filter Weight	tc 0 wred weight	9	9	9



## **26.3.7 Application Programming Interface (API)**

### **26.3.7.1 Enqueue API**

The syntax of the enqueue API is as follows:

The arguments passed to the enqueue API are configuration data, run-time data, the current size of the packet queue (in packets) and a value representing the current time. The time reference is in units of bytes, where a byte signifies the time duration required by the physical interface to send out a byte on the transmission medium (see Section 26.2.4.5.1 "Internal Time Reference" on page 152). The dropper reuses the scheduler time stamps for performance reasons.

### 26.3.7.2 Empty API

The syntax of the empty API is as follows:

The arguments passed to the empty API are run-time data and the current time in bytes.

# **26.4 Traffic Metering**

The traffic metering component implements the Single Rate Three Color Marker (srTCM) and Two Rate Three Color Marker (trTCM) algorithms, as defined by IETF RFC 2697 and 2698 respectively. These algorithms meter the stream of incoming packets based on the allowance defined in advance for each traffic flow. As result, each incoming packet is tagged as green, yellow or red based on the monitored consumption of the flow the packet belongs to.

### 26.4.1 Functional Overview

The srTCM algorithm defines two token buckets for each traffic flow, with the two buckets sharing the same token update rate:

- Committed (C) bucket: fed with tokens at the rate defined by the Committed Information Rate (CIR) parameter (measured in IP packet bytes per second). The size of the C bucket is defined by the Committed Burst Size (CBS) parameter (measured in bytes);
- Excess (E) bucket: fed with tokens at the same rate as the C bucket. The size of the E bucket is defined by the Excess Burst Size (EBS) parameter (measured in bytes).



The trTCM algorithm defines two token buckets for each traffic flow, with the two buckets being updated with tokens at independent rates:

- Committed (C) bucket: fed with tokens at the rate defined by the Committed Information Rate (CIR) parameter (measured in bytes of IP packet per second). The size of the C bucket is defined by the Committed Burst Size (CBS) parameter (measured in bytes);
- Peak (P) bucket: fed with tokens at the rate defined by the Peak Information Rate (PIR) parameter (measured in IP packet bytes per second). The size of the P bucket is defined by the Peak Burst Size (PBS) parameter (measured in bytes).

Please refer to RFC 2697 (for srTCM) and RFC 2698 (for trTCM) for details on how tokens are consumed from the buckets and how the packet color is determined.

#### Color Blind and Color Aware Modes 26.4.1.1

For both algorithms, the color blind mode is functionally equivalent to the color aware mode with input color set as green. For color aware mode, a packet with red input color can only get the red output color, while a packet with yellow input color can only get the yellow or red output colors.

The reason why the color blind mode is still implemented distinctly than the color aware mode is that color blind mode can be implemented with fewer operations than the color aware mode.

#### 26.4.2 **Implementation Overview**

For each input packet, the steps for the srTCM / trTCM algorithms are:

- Update the C and E / P token buckets. This is done by reading the current time (from the CPU timestamp counter), identifying the amount of time since the last bucket update and computing the associated number of tokens (according to the pre-configured bucket rate). The number of tokens in the bucket is limited by the pre-configured bucket size;
- Identify the output color for the current packet based on the size of the IP packet and the amount of tokens currently available in the C and E / P buckets; for color aware mode only, the input color of the packet is also considered. When the output color is not red, a number of tokens equal to the length of the IP packet are subtracted from the C or E /P or both buckets, depending on the algorithm and the output color of the packet.



# 27 Power Management

The Intel® DPDK Power Management feature allows users space applications to save power by dynamically adjusting CPU frequency or entering into different C-States.

- Adjusting the CPU frequency dynamically according to the utilization of RX queue.
- Entering into different deeper C-States according to the adaptive algorithms to speculate brief periods of time suspending the application if no packets are received.

The interfaces for adjusting the operating CPU frequency are in the power management library. C-State control is implemented in applications according to the different use cases.

# 27.1 CPU Frequency Scaling

The Linux kernel provides a <code>cpufreq</code> module for CPU frequency scaling for each lcore. For example, for <code>cpuX</code>, /sys/devices/system/cpu/cpuX/cpufreq/ has the following sys files for frequency scaling:

- affected cpus
- bios\_limit
- cpuinfo cur freq
- cpuinfo max freq
- cpuinfo min freq
- cpuinfo\_transition\_latency
- related\_cpus
- scaling available frequencies
- scaling available governors
- scaling cur freq
- scaling\_driver
- scaling governor
- scaling max freq
- scaling\_min\_freq
- scaling setspeed

In the Intel® DPDK, <code>scaling\_governor</code> is configured in user space. Then, a user space application can prompt the kernel by writing <code>scaling\_setspeed</code> to adjust the CPU frequency according to the strategies defined by the user space application.

# 27.2 Core-load Throttling through C-States

Core state can be altered by speculative sleeps whenever the specified lcore has nothing to do. In the Intel $^{\circledR}$  DPDK, if no packet is received after polling, speculative



sleeps can be triggered according the strategies defined by the user space application.

#### **API Overview of the Power Library** 27.3

The main methods exported by power library are for CPU frequency scaling and include the following:

- Freq up: Prompt the kernel to scale up the frequency of the specific lcore.
- Freq down: Prompt the kernel to scale down the frequency of the specific lcore.
- Freq max: Prompt the kernel to scale up the frequency of the specific Icore to the maximum.
- Freq min: Prompt the kernel to scale down the frequency of the specific lcore to the minimum.
- Get available freqs: Read the available frequencies of the specific lcore from the sys file.
- Freq get: Get the current frequency of the specific Icore.
- **Freq set**: Prompt the kernel to set the frequency for the specific lcore.

#### 27.4 **User Cases**

The power management mechanism is used to save power when performing L3 forwarding.

#### **27.5** References

- 13fwd-power: The sample application in Intel® DPDK that performs L3 forwarding with power management.
- The "L3 Forwarding with Power Management Sample Application" chapter in the Intel® DPDK Sample Application's User Guide.



# 28 Packet Classification and Access Control

The Intel® DPDK provides an Access Control library that gives the ability to classify an input packet based on a set of classification rules.

The ACL library is used to perform an N-tuple search over a set of rules with multiple categories and find the best match (highest priority) for each category. The library API provides the following basic operations:

- Create a new Access Control (AC) context.
- · Add rules into the context.
- For all rules in the context, build the runtime structures necessary to perform packet classification.
- Perform input packet classifications.
- Destroy an AC context and its runtime structures and free the associated memory.

### 28.1 Overview

The current implementation allows the user for each AC context to specify its own rule (set of fields) over which packet classification will be performed. To define each field inside an AC rule, the following structure is used:

• type

The field type is one of three choices:

- \_MASK for fields such as IP addresses that have a value and a mask defining the number of relevant bits.
- \_RANGE for fields such as ports that have a lower and upper value for the field
- \_BITMASK for fields such as protocol identifiers that have a value and a bit mask.
- size

The size parameter defines the length of the field in bytes. Allowable values are 1, 2, 4, or 8 bytes. Note that due to the grouping of input bytes, 1 or 2 byte fields must be defined as consecutive fields that make up 4 consecutive input bytes.



Also, it is best to define fields of 8 or more bytes as 4 byte fields so that the build processes can eliminate fields that are all wild.

• field index

A zero-based value that represents the position of the field inside the rule; 0 to N-1 for N fields.

• input index

For performance reasons, the inner loop of the search function is unrolled to process four input bytes at a time. This requires the input to be grouped into sets of 4 consecutive bytes. The loop processes the first input byte as part of the setup and then subsequent bytes must be in groups of 4 consecutive bytes. The input index specifies to which input group that field belongs to.

• offset

The offset field defines the offset for the field. This is the offset from the beginning of the buffer parameter for the search.

For example, to define classification for the following IPv4 5-tuple structure:

```
struct ipv4 5tuple {
   uint8_t proto;
   uint32_t ip_src;
   uint32 t ip dst;
   uint16 t port src;
   uint16 t port dst;
```

The following array of field definitions can be used:

```
struct rte acl field def ipv4 defs[5] = {
   /* first input field - always one byte long. */
    {
        .type = RTE ACL FIELD TYPE BITMASK,
        .size = sizeof (uint8 t),
        .field index = 0,
        .input index = 0,
        .offset = offsetof (struct ipv4 5tuple, proto),
    },
      next input field (IPv4 source address) - 4 consecutive bytes. */
        .type = RTE ACL FIELD TYPE MASK,
        .size = sizeof (uint32 t),
        .field_index = 1,
        .input_index = 1,
        .offset = offsetof (struct ipv4 5tuple, ip src),
    /* next input field (IPv4 destination address) - 4 consecutive bytes. */
        .type = RTE ACL FIELD TYPE MASK,
        .size = sizeof (uint32 t),
        .field index = 2,
       .input index = 2,
        .offset = offsetof (struct ipv4_5tuple, ip_dst),
    },
```



```
* Next 2 fields (src & dst ports) form 4 consecutive bytes.
     * They share the same input index.
    * /
    {
        .type = RTE ACL FIELD TYPE RANGE,
        .size = sizeof (uint16 t),
        .field index = 3,
        .input index = 3,
        .offset = offsetof (struct ipv4 5tuple, port src),
    },
    {
        .type = RTE ACL FIELD TYPE RANGE,
        .size = sizeof (uint16 t),
        .field index = 4,
        .input index = 3,
        .offset = offsetof (struct ipv4 5tuple, port dst),
    },
};
```

A typical example of such an IPv4 5-tuple rule is a follows:

```
source addr/mask destination addr/mask source ports dest ports protocol/mask 192.168.1.0/24 192.168.2.31/32 0:65535 1234:1234 17/0xff
```

Any IPv4 packets with protocol ID 17 (UDP), source address 192.168.1.[0-255], destination address 192.168.2.31, source port [0-65535] and destination port 1234 matches the above rule.

To define classification for the IPv6 2-tuple: protocol, IPv6 source address> over
the following IPv6 header structure:

The following array of field definitions can be used:



```
.offset = offsetof (struct ipv6 hdr, src addr[0]),
    },
        .type = RTE ACL FIELD TYPE MASK,
        .size = sizeof (uint32 t),
        .field index = 2,
        .input index = 2,
        .offset = offsetof (struct ipv6 hdr, src addr[4]),
    },
    {
        .type = RTE ACL FIELD TYPE MASK,
        .size = sizeof (uint32 t),
        .field index = 3,
        .input index = 3,
        .offset = offsetof (struct ipv6 hdr, src addr[8]),
    },
    {
        .type = RTE_ACL_FIELD_TYPE_MASK,
        .size = sizeof (uint32_t),
        .field_index = 4,
        .input_index = 4,
        .offset = offsetof (struct ipv6 hdr, src addr[12]),
   },
};
```

A typical example of such an IPv6 2-tuple rule is a follows:

```
source addr/mask
                                              protocol/mask
2001:db8:1234:0000:0000:0000:0000:0000/48
                                              6/0xff
```

Any IPv6 packets with protocol ID 6 (TCP), and source address inside the range [2001:db8:1234:0000:0000:0000:0000 - 2001:db8:1234:ffff:ffff:ffff:ffff] matches the above rule.

When creating a set of rules, for each rule, additional information must be supplied also:

- priority: A weight to measure the priority of the rules (higher is better). If the input tuple matches more than one rule, then the rule with the higher priority is returned. Note that if the input tuple matches more than one rule and these rules have equal priority, it is undefined which rule is returned as a match. It is recommended to assign a unique priority for each rule.
- category\_mask: Each rule uses a bit mask value to select the relevant category(s) for the rule. When a lookup is performed, the result for each category is returned. This effectively provides a "parallel lookup" by enabling a single search to return multiple results if, for example, there were four different sets of ACL rules, one for access control, one for routing, and so on. Each set could be assigned its own category and by combining them into a single database, one lookup returns a result for each of the four sets.
- userdata: A user-defined field that could be any value except zero. For each category, a successful match returns the userdata field of the highest priority matched rule.



**Note:** When adding new rules into an ACL context, all fields must be in host byte order (LSB). When the search is performed for an input tuple, all fields in that tuple must be in network byte order (MSB).

# 28.2 Application Programming Interface (API) Usage

**Note:** For more details about the Access Control API, please refer to the *Intel® DPDK API Reference*.

The following example demonstrates IPv4, 5-tuple classification for rules defined above with multiple categories in more detail.

### 28.2.1 Classify with Multiple Categories

```
struct rte acl ctx * acx;
struct rte acl config cfg;
int ret;
/* define a structure for the rule with up to 5 fields. */
RTE ACL RULE DEF(acl ipv4 rule, RTE DIM(ipv4 defs));
/* AC context creation parameters. */
struct rte acl param prm = {
    .name = "ACL example",
    .socket id = SOCKET ID ANY,
    .rule size = RTE ACL RULE SZ(RTE DIM(ipv4 defs)),
    /* number of fields per rule. */
    .max rule num = 8, /* maximum number of rules in the AC context. */
};
struct acl ipv4 rule acl rules[] = {
/* matches all packets traveling to 192.168.0.0/16, applies for categories: 0,1 */
              .data = {.userdata = 1, .category mask = 3, .priority = 1},
              /* destination IPv4 */
              field[2] = \{.value.u32 = IPv4(192,168,0,0),. mask range.u32 = 16,\},
              /* source port */
              .field[3] = {.value.u16 = 0, .mask_range.u16 = 0xffff,},
              /* destination port */
              .field[4] = {.value.u16 = 0, .mask range.u16 = 0xffff,},
^{\prime\prime} matches all packets traveling to 192.168.1.0/24, applies for categories: 0 ^{\prime\prime}
              .data = {.userdata = 2, .category mask = 1, .priority = 2},
              /* destination IPv4 */
              field[2] = \{.value.u32 = IPv4(192,168,1,0),. mask range.u32 = 24,\},
              /* source port */
              .field[3] = {.value.u16 = 0, .mask range.u16 = 0xffff,},
              /* destination port */
              .field[4] = {.value.u16 = 0, .mask range.u16 = 0xffff,},
/* matches all packets traveling from 10.1.1.1, applies for categories: 1*/
```



```
.data = {.userdata = 3, .category mask = 2, .priority = 3},
              /* source IPv4 */
              .field[1] = \{.value.u32 = IPv4(10,1,1,1), .mask range.u32 = 32,\},
              /* source port */
              .field[3] = {.value.u16 = 0, .mask range.u16 = 0xffff,},
              /* destination port */
              .field[4] = {.value.u16 = 0, .mask range.u16 = 0xffff,},
            },
};
/* create an empty AC context */
if ((acx = rte acl create(&prm)) == NULL) {
        /* handle context create failure. */
/* add rules to the context */
ret = rte acl add rules(acx, acl rules, RTE DIM(acl rules));
if (ret != 0) {
        /* handle error at adding ACL rules. */
/* prepare AC build config. */
cfg.num categories = 2;
cfg.num fields = RTE DIM(ipv4 defs);
memcpy(cfg.defs, ipv4 defs, sizeof (ipv4 defs));
/* build the runtime structures for added rules, with 2 categories.*/
ret = rte acl build(acx, &cfg);
    if (ret != 0) {
        /* handle error at build runtime structures for ACL context. */
```

For a tuple with source IP address: 10.1.1.1 and destination IP address: 192.168.1.15, once the following lines are executed:

```
uint32 t results[4]; /* make classify for 4 categories. */
rte acl classify(acx, data, results, 1, 4);
```

then the results[] array contains:


```
results[4] = \{2, 3, 0, 0\};
```

- For category 0, both rules 1 and 2 match, but rule 2 has higher priority, therefore results[0] contains the userdata for rule 2.
- For category 1, both rules 1 and 3 match, but rule 3 has higher priority, therefore results[1] contains the userdata for rule 3.
- For categories 2 and 3, there are no matches, so results[2] and results[3] contain zero, which indicates that no matches were found for those categories.

For a tuple with source IP address: 192.168.1.1 and destination IP address: 192.168.2.11, once the following lines are executed:

```
uint32 t results[4]; /* make classify by 4 categories. */
```

June 2014 Programmer's Guide Reference Number: 326003-008 181





```
rte_acl_classify(acx, data, results, 1, 4);
the results[] array contains:
```

```
results[4] = {1, 1, 0, 0};
```

- For categories 0 and 1, only rule 1 matches.
- For categories 2 and 3, there are no matches.

For a tuple with source IP address: 10.1.1.1 and destination IP address: 201.212.111.12, once the following lines are executed:

```
uint32_t results[4]; /* make classify by 4 categories. */
rte acl classify(acx, data, results, 1, 4);
```

the results[] array contains:

```
results[4] = \{0, 3, 0, 0\};
```

- For category 1, only rule 3 matches.
- For categories 0, 2 and 3, there are no matches.



# 29 Packet Framework

## 29.1 Design Objectives

The main design objectives for the Intel DPDK Packet Framework are:

- Provide standard methodology to build complex packet processing pipelines.
   Provide reusable and extensible templates for the commonly used pipeline functional blocks;
- Provide capability to switch between pure software and hardware-accelerated implementations for the same pipeline functional block;
- Provide the best trade-off between flexibility and performance. Hardcoded pipelines usually provide the best performance, but are not flexible, while developing flexible frameworks is never a problem, but performance is usually low;
- Provide a framework that is logically similar to Open Flow.

### 29.2 Overview

Packet processing applications are frequently structured as pipelines of multiple stages, with the logic of each stage glued around a lookup table. For each incoming packet, the table defines the set of actions to be applied to the packet, as well as the next stage to send the packet to.


The Intel DPDK Packet Framework minimizes the development effort required to build packet processing pipelines by defining a standard methodology for pipeline development, as well as providing libraries of reusable templates for the commonly used pipeline blocks.

The pipeline is constructed by connecting the set of input ports with the set of output ports through the set of tables in a tree-like topology. As result of lookup operation for the current packet in the current table, one of the table entries (on lookup hit) or the default table entry (on lookup miss) provides the set of actions to be applied on the current packet, as well as the next hop for the packet, which can be either another table, an output port or packet drop.

An example of packet processing pipeline is presented in Figure 32:



Figure 32 Example of Packet Processing Pipeline where Input Ports 0 and 1 are Connected with Output Ports 0, 1 and 2 through Tables 0 and 1



# 29.3 Port Library Design

### 29.3.1 Port Types

Table 19 is a non-exhaustive list of ports that can be implemented with the Packet Framework.

**Table 19 Port Types** 

#	Port type	Description	
1	SW ring	SW circular buffer used for message passing between the application threads. Uses the Intel DPDK rte_ring primitive. Expected to be the most commonly used type of port.	
2	HW ring	Queue of buffer descriptors used to interact with NIC, switch or accelerator ports. For NIC ports, it uses the Intel DPDK rte_eth_rx_queue or rte_eth_tx_queue primitives.	
3	IP reassembly	Input packets are either IP fragments or complete IP datagrams. Output packets are complete IP datagrams.	
4	IP fragmentation	Input packets are jumbo (IP datagrams with length bigger than MTU) or non-jumbo packets. Output packets are non-jumbo packets	
5	Traffic manager	Traffic manager attached to a specific NIC output port, performing congestion management and hierarchical scheduling according to pre-defined SLAs.	
6	KNI	Send/receive packets to/from Linux kernel space.	
7	Source	Input port used as packet generator. Similar to Linux kernel /dev/zero character device.	
8	Sink	Output port used to drop all input packets. Similar to Linux kernel /dev/null character device.	



### 29.3.2 Port Interface

Each port is unidirectional, i.e. either input port or output port. Each input/output port is required to implement an abstract interface that defines the initialization and runtime operation of the port. The port abstract interface is described in Table 20.

#### **Table 20 Port Abstract Interface**

#	Port Operation	Description	
1	Create	Create the low-level port object (e.g. queue). Can internally allocate memory.	
2	Free	Free the resources (e.g. memory) used by the low-level port object.	
3	RX	Read a burst of input packets. Non-blocking operation. Only defined for input ports.	
4	TX	Write a burst of input packets. Non-blocking operation. Only defined for output ports.	
5	Flush	Flush the output buffer. Only defined for output ports.	



# 29.4 Table Library Design

### 29.4.1 Table Types

Table 21 is a non-exhaustive list of types of tables that can be implemented with the Packet Framework.

**Table 21 Table Types** 

#	Table Type	Description	
1	Hash table	Lookup key is n-tuple based.	
		Typically, the lookup key is hashed to produce a signature that is used to identify a bucket of entries where the lookup key is searched next.	
		The signature associated with the lookup key of each input packet is either read from the packet descriptor (pre-computed signature) or computed at table lookup time.	
		The table lookup, add entry and delete entry operations, as well as any other pipeline block that pre-computes the signature all have to use the same hashing algorithm to generate the signature.	
		Typically used to implement flow classification tables, ARP caches, routing table for tunnelling protocols, etc.	
2	Longest Prefix	Lookup key is the IP address.	
	Match (LPM)	Each table entries has an associated IP prefix (IP and depth).	
		The table lookup operation selects the IP prefix that is matched by the lookup key; in case of multiple matches, the entry with the longest prefix depth wins.	
		Typically used to implement IP routing tables.	
3	Access Control List (ACLs)	Lookup key is 7-tuple of two VLAN/MPLS labels, IP destination address, IP source addresses, L4 protocol, L4 destination port, L4 source port.	
		Each table entry has an associated ACL and priority. The ACL contains bit masks for the VLAN/MPLS labels, IP prefix for IP destination address, IP prefix for IP source addresses, L4 protocol and bitmask, L4 destination port and bit mask, L4 source port and bit mask.	
		The table lookup operation selects the ACL that is matched by the lookup key; in case of multiple matches, the entry with the highest priority wins.	
		Typically used to implement rule databases for firewalls, etc.	
4	Pattern	Lookup key is the packet payload.	
	matching search	Table is a database of patterns, with each pattern having a priority assigned.	
		The table lookup operation selects the patterns that is matched by the input packet; in case of multiple matches, the matching pattern with the highest priority wins.	
5	Array	Lookup key is the table entry index itself.	



### 29.4.2 Table Interface

Each table is required to implement an abstract interface that defines the initialization and run-time operation of the table. The table abstract interface is described in Table 29.

#### **Table 29 Table Abstract Interface**

#	Table operation	Description
1	Create	Create the low-level data structures of the lookup table. Can internally allocate memory.
2	Free	Free up all the resources used by the lookup table.
3	Add entry	Add new entry to the lookup table.
4	Delete entry	Delete specific entry from the lookup table.
5	Lookup	Look up a burst of input packets and return a bit mask specifying the result of the lookup operation for each packet: a set bit signifies lookup hit for the corresponding packet, while a cleared bit a lookup miss.
		For each lookup hit packet, the lookup operation also returns a pointer to the table entry that was hit, which contains the actions to be applied on the packet and any associated metadata.
		For each lookup miss packet, the actions to be applied on the packet and any associated metadata are specified by the default table entry preconfigured for lookup miss.



### 29.4.3 Hash Table Design

#### 29.4.3.1 Hash Table Overview

Hash tables are important because the key lookup operation is optimized for speed: instead of having to linearly search the lookup key through all the keys in the table, the search is limited to only the keys stored in a single table bucket.

#### **Associative Arrays**

An associative array is a function that can be specified as a set of (key, value) pairs, with each key from the possible set of input keys present at most once. For a given associative array, the possible operations are:

- 1. add (key, value): When no value is currently associated with key, then the (key, value) association is created. When key is already associated value value0, then the association (key, value0) is removed and association (key, value) is created;
- delete key: When no value is currently associated with key, this operation has no effect. When key is already associated value, then association (key, value) is removed;
- 3. *lookup key*: When no value is currently associated with *key*, then this operation returns void value (lookup miss). When *key* is associated with *value*, then this operation returns *value*. The *(key, value)* association is not changed.

The matching criterion used to compare the input key against the keys in the associative array is *exact match*, as the key size (number of bytes) and the key value (array of bytes) have to match exactly for the two keys under comparison.

#### **Hash Function**

A hash function deterministically maps data of variable length (key) to data of fixed size (hash value or key signature). Typically, the size of the key is bigger than the size of the key signature. The hash function basically compresses a long key into a short signature. Several keys can share the same signature (collisions).

High quality hash functions have uniform distribution. For large number of keys, when dividing the space of signature values into a fixed number of equal intervals (buckets), it is desirable to have the key signatures evenly distributed across these intervals (uniform distribution), as opposed to most of the signatures going into only a few of the intervals and the rest of the intervals being largely unused (non-uniform distribution).

### **Hash Table**

A hash table is an associative array that uses a hash function for its operation. The reason for using a hash function is to optimize the performance of the lookup operation by minimizing the number of table keys that have to be compared against the input key.

Instead of storing the (key, value) pairs in a single list, the hash table maintains multiple lists (buckets). For any given key, there is a single bucket where that key might exist, and this bucket is uniquely identified based on the key signature. Once



the key signature is computed and the hash table bucket identified, the key is either located in this bucket or it is not present in the hash table at all, so the key search can be narrowed down from the full set of keys currently in the table to just the set of keys currently in the identified table bucket.


The performance of the hash table lookup operation is greatly improved, provided that the table keys are evenly distributed amongst the hash table buckets, which can be achieved by using a hash function with uniform distribution. The rule to map a key to its bucket can simply be to use the key signature (modulo the number of table buckets) as the table bucket ID:

By selecting the number of buckets to be a power of two, the modulo operator can be replaced by a bitwise AND logical operation:

Considering  $n\_bits$  as the number of bits set in  $bucket\_mask = n\_buckets - 1$ , this means that all the keys that end up in the same hash table bucket have the lower  $n\_bits$  of their signature identical. In order to reduce the number of keys in the same bucket (collisions), the number of hash table buckets needs to be increased.

In packet processing context, the sequence of operations involved in hash table operations is described in Figure 33:

Figure 33 Sequence of Steps for Hash Table Operations in a Packet Processing Context





#### 29.4.3.2 Hash Table Use Cases

#### Flow Classification

<u>Description</u>: The flow classification is executed at least once for each input packet. This operation maps each incoming packet against one of the known traffic flows in the flow database that typically contains millions of flows.

Hash table name: Flow classification table

Number of keys: Millions

<u>Key format:</u> n-tuple of packet fields that uniquely identify a traffic flow/connection. Example: DiffServ 5-tuple of (Source IP address, Destination IP address, L4 protocol, L4 protocol source port, L4 protocol destination port). For IPv4 protocol and L4 protocols like TCP, UDP or SCTP, the size of the DiffServ 5-tuple is 13 bytes, while for IPv6 it is 37 bytes.

<u>Key value (key data)</u>: actions and action meta-data describing what processing to be applied for the packets of the current flow. The size of the data associated with each traffic flow can vary from 8 bytes to kilobytes.

#### Address Resolution Protocol (ARP)

<u>Description:</u> Once a route has been identified for an IP packet (so the output interface and the IP address of the next hop station are known), the MAC address of the next hop station is needed in order to send this packet onto the next leg of the journey towards its destination (as identified by its destination IP address). The MAC address of the next hop station becomes the destination MAC address of the outgoing Ethernet frame.

Hash table name: ARP table

Number of keys: Thousands

<u>Key format:</u> The pair of (Output interface, Next Hop IP address), which is typically 5 bytes for IPv4 and 17 bytes for IPv6.

Key value (key data): MAC address of the next hop station (6 bytes).



### 29.4.3.3 Hash Table Types

Table 22 lists the hash table configuration parameters shared by all different hash table types.

**Table 22 Configuration Parameters Common for All Hash Table Types** 

#	Parameter	Details
1	Key size	Measured as number of bytes. All keys have the same size.
2	Key value (key data) size	Measured as number of bytes.
3	Number of buckets	Needs to be a power of two.
4	Maximum number of keys	Needs to be a power of two.
5	Hash function	Examples: jhash, CRC hash, etc.
6	Hash function seed	Parameter to be passed to the hash function.
7	Key offset	Offset of the lookup key byte array within the packet meta-data stored in the packet buffer.

#### 29.4.3.3.1 Bucket Full Problem

On initialization, each hash table bucket is allocated space for exactly 4 keys. As keys are added to the table, it can happen that a given bucket already has 4 keys when a new key has to be added to this bucket. The possible options are:

- 1. Least Recently Used (LRU) Hash Table. One of the existing keys in the bucket is deleted and the new key is added in its place. The number of keys in each bucket never grows bigger than 4. The logic to pick the key to be dropped from the bucket is LRU. The hash table lookup operation maintains the order in which the keys in the same bucket are hit, so every time a key is hit, it becomes the new Most Recently Used (MRU) key, i.e. the last candidate for drop. When a key is added to the bucket, it also becomes the new MRU key. When a key needs to be picked and dropped, the first candidate for drop, i.e. the current LRU key, is always picked. The LRU logic requires maintaining specific data structures per each bucket.
- 2. **Extendible Bucket Hash Table.** The bucket is extended with space for 4 more keys. This is done by allocating additional memory at table initialization time, which is used to create a pool of free keys (the size of this pool is configurable and always a multiple of 4). On key add operation, the allocation of a group of 4 keys only happens successfully within the limit of free keys, otherwise the key add operation fails. On key delete operation, a group of 4 keys is freed back to the pool of free keys when the key to be deleted is the only key that was used within its group of 4 keys at that time. On key lookup operation, if the current bucket is in extended state and a match is not found in the first group of 4 keys,



the search continues beyond the first group of 4 keys, potentially until all keys in this bucket are examined. The extendible bucket logic requires maintaining specific data structures per table and per each bucket.

Table 23 Configuration Parameters Specific to Extendible Bucket Hash Table

#	Parameter	Details
1	Number of additional keys	Needs to be a power of two, at least equal to 4.

#### 29.4.3.3.2 Signature Computation

The possible options for key signature computation are:

- 1. **Pre-computed key signature.** The key lookup operation is split between two CPU cores. The first CPU core (typically the CPU core that performs packet RX) extracts the key from the input packet, computes the key signature and saves both the key and the key signature in the packet buffer as packet meta-data. The second CPU core reads both the key and the key signature from the packet meta-data and performs the bucket search step of the key lookup operation.
- 2. **Key signature computed on lookup ("do-sig" version).** The same CPU core reads the key from the packet meta-data, uses it to compute the key signature and also performs the bucket search step of the key lookup operation.

Table 24 Configuration Parameters Specific to Pre-computed Key Signature Hash Table

#	Parameter	Details
1	Signature offset	Offset of the pre-computed key signature within the packet meta-data.

#### 29.4.3.3.3 Key Size Optimized Hash Tables

For specific key sizes, the data structures and algorithm of key lookup operation can be specially handcrafted for further performance improvements, so following options are possible:

- 1. Implementation supporting configurable key size.
- 2. **Implementation supporting a single key size.** Typical key sizes are 8 bytes and 16 bytes.

#### 29.4.3.4 Bucket Search Logic for Configurable Key Size Hash Tables

The performance of the bucket search logic is one of the main factors influencing the performance of the key lookup operation. The data structures and algorithm are



designed to make the best use of Intel CPU architecture resources like: cache memory space, cache memory bandwidth, external memory bandwidth, multiple execution units working in parallel, out of order instruction execution, special CPU instructions, etc.

The bucket search logic handles multiple input packets in parallel. It is built as a pipeline of several stages (3 or 4), with each pipeline stage handling two different packets from the burst of input packets. On each pipeline iteration, the packets are pushed to the next pipeline stage: for the 4-stage pipeline, two packets (that just completed stage 3) exit the pipeline, two packets (that just completed stage 2) are now executing stage 3, two packets (that just completed stage 1) are now executing stage 2, two packets (that just completed stage 0) are now executing stage 1 and two packets (next two packets to read from the burst of input packets) are entering the pipeline to execute stage 0. The pipeline iterations continue until all packets from the burst of input packets execute the last stage of the pipeline.

The bucket search logic is broken into pipeline stages at the boundary of the next memory access. Each pipeline stage uses data structures that are stored (with high probability) into the L1 or L2 cache memory of the current CPU core and breaks just before the next memory access required by the algorithm. The current pipeline stage finalizes by prefetching the data structures required by the next pipeline stage, so given enough time for the prefetch to complete, when the next pipeline stage eventually gets executed for the same packets, it will read the data structures it needs from L1 or L2 cache memory and thus avoid the significant penalty incurred by L2 or L3 cache memory miss.

By prefetching the data structures required by the next pipeline stage in advance (before they are used) and switching to executing another pipeline stage for different packets, the number of L2 or L3 cache memory misses is greatly reduced, hence one of the main reasons for improved performance. This is because the cost of L2/L3 cache memory miss on memory read accesses is high, as usually due to data dependency between instructions, the CPU execution units have to stall until the read operation is completed from L3 cache memory or external DRAM memory. By using prefetch instructions, the latency of memory read accesses is hidden, provided that it is preformed early enough before the respective data structure is actually used.

By splitting the processing into several stages that are executed on different packets (the packets from the input burst are interlaced), enough work is created to allow the prefetch instructions to complete successfully (before the prefetched data structures are actually accessed) and also the data dependency between instructions is loosened. For example, for the 4-stage pipeline, stage 0 is executed on packets 0 and 1 and then, before same packets 0 and 1 are used (i.e. before stage 1 is executed on packets 0 and 1), different packets are used: packets 2 and 3 (executing stage 1), packets 4 and 5 (executing stage 2) and packets 6 and 7 (executing stage 3). By executing useful work while the data structures are brought into the L1 or L2 cache memory, the latency of the read memory accesses is hidden. By increasing the gap between two consecutive accesses to the same data structure, the data dependency between instructions is loosened; this allows making the best use of the super-scalar and out-of-order execution CPU architecture, as the number of CPU core execution units that are active (rather than idle or stalled due to data dependency constraints between instructions) is maximized.

The bucket search logic is also implemented without using any branch instructions. This avoids the important cost associated with flushing the CPU core execution pipeline on every instance of branch misprediction.



### 29.4.3.4.1 Configurable Key Size Hash Table

Figure 34, Table 25 and Table 26 detail the main data structures used to implement configurable key size hash tables (either LRU or extendable bucket, either with precomputed signature or "do-sig").

Figure 34 Data Structures for Configurable Key Size Hash Tables




Table 25 Main Large Data Structures (Arrays) used for Configurable Key Size Hash
Tables

#	Array name	Number of entries	Entry size (bytes)	Description
1	Bucket array	n_buckets (configurable)	32	Buckets of the hash table.
2	Bucket extensions array	n_buckets_ext (configurable)	32	This array is only created for extendible bucket tables.
3	Key array	n_keys	key_size (configurable)	Keys added to the hash table.
4	Data array	n_keys	entry_size (configurable)	Key values (key data) associated with the hash table keys.

**Table 26 Field Description for Bucket Array Entry (Configurable Key Size Hash Tables)** 

#	Field name	Field size (bytes)	Description
1	Next Ptr/LRU	8	For LRU tables, this fields represents the LRU list for the current bucket stored as array of 4 entries of 2 bytes each. Entry 0 stores the index (0 3) of the MRU key, while entry 3 stores the index of the LRU key.  For extendible bucket tables, this field represents the next pointer (i.e. the pointer to the next group of 4 keys linked to the current bucket). The next pointer is not NULL if the bucket is currently extended or NULL
			otherwise. To help the branchless implementation, bit 0 (least significant bit) of this field is set to 1 if the next pointer is not NULL and to 0 otherwise.



#	Field name	Field size (bytes)	Description
2	Sig[0 3]	4 x 2	If key X ( $X = 0$ 3) is valid, then sig X bits 15 1 store the most significant 15 bits of key X signature and sig X bit 0 is set to 1.  If key X is not valid, then sig X is set to zero.
3	Key Pos [0 3]	4 x 4	If key X is valid ( $X = 03$ ), then Key Pos X represents the index into the key array where key X is stored, as well as the index into the data array where the value associated with key X is stored.  If key X is not valid, then the value of Key Pos X is undefined.

Figure 35 and Table 27 detail the bucket search pipeline stages (either LRU or extendable bucket, either with pre-computed signature or "do-sig"). For each pipeline stage, the described operations are applied to each of the two packets handled by that stage.

Figure 35 Bucket Search Pipeline for Key Lookup Operation (Configurable Key Size Hash Tables)




Table 27 Description of the Bucket Search Pipeline Stages (Configurable Key Size Hash Tables)

#	Stage name	Description	
0	Prefetch packet meta-data	Select next two packets from the burst of input packets.  Prefetch packet meta-data containing the key and key signature.	
1	Prefetch table bucket	Read the key signature from the packet meta-data (for extendable bucket hash tables) or read the key from the packet meta-data and compute key signature (for LRU tables).  Identify the bucket ID using the key signature.  Set bit 0 of the signature to 1 (to match only signatures of valid keys from the table).	
		Prefetch the bucket.	
2	Prefetch table key	Read the key signatures from the bucket.  Compare the signature of the input key against the 4 key signatures from the packet. As result, the following is obtained:	
		match = equal to TRUE if there was at least one signature match and to	



#	Stage name	Description	
		FALSE in the case of no signature match;	
		<pre>match_many = equal to TRUE is there were more than one signature matches (can be up to 4 signature matches in the worst case scenario) and to FALSE otherwise;</pre>	
		<pre>match_pos = the index of the first key that produced signature match (only valid if match is true).</pre>	
For extendable bucket hash tables only, set <i>match_man</i> pointer is valid.		For extendable bucket hash tables only, set <i>match_many</i> to TRUE if next pointer is valid.	
		Prefetch the bucket key indicated by <i>match_pos</i> (even if <i>match_pos</i> does not point to valid key valid).	
3	Prefetch	Read the bucket key indicated by <i>match_pos</i> .	
	table data	Compare the bucket key against the input key. As result, the following is obtained: match_key = equal to TRUE if the two keys match and to FALSE otherwise.	
		Report input key as lookup hit only when both <i>match</i> and <i>match_key</i> are equal to TRUE and as lookup miss otherwise.	
		For LRU tables only, use branchless logic to update the bucket LRU list (the current key becomes the new MRU) only on lookup hit.	
		Prefetch the key value (key data) associated with the current key (to avoid branches, this is done on both lookup hit and miss).	

#### Additional notes:

- 1. The pipelined version of the bucket search algorithm is executed only if there are at least 7 packets in the burst of input packets. If there are less than 7 packets in the burst of input packets, a non-optimized implementation of the bucket search algorithm is executed.
- 2. Once the pipelined version of the bucket search algorithm has been executed for all the packets in the burst of input packets, the non-optimized implementation of the bucket search algorithm is also executed for any packets that did not produce a lookup hit, but have the *match\_many* flag set. As result of executing the non-optimized version, some of these packets may produce a lookup hit or lookup miss. This does not impact the performance of the key lookup operation, as the probability of matching more than one signature in the same group of 4 keys or of having the bucket in extended state (for extendable bucket hash tables only) is relatively small.

#### **Key Signature Comparison Logic**

The key signature comparison logic is described in Table 28.

June 2014



Table 28 Lookup Tables for Match, Match\_Many and Match\_Pos

#	mask	match (1 bit)	match_many (1 bit)	match_pos (2 bits)
0	0000	0	0	00
1	0001	1	0	00
2	0010	1	0	01
3	0011	1	1	00
4	0100	1	0	10
5	0101	1	1	00
6	0110	1	1	01
7	0111	1	1	00
8	1000	1	0	11
9	1001	1	1	00
10	1010	1	1	01
11	1011	1	1	00
12	1100	1	1	10
13	1101	1	1	00
14	1110	1	1	01
15	1111	1	1	00

The input mask hash bit X (X = 0 .. 3) set to 1 if input signature is equal to bucket signature X and set to 0 otherwise. The outputs match,  $match\_many$  and  $match\_pos$  are 1 bit, 1 bit and 2 bits in size respectively and their meaning has been explained above.

As displayed in Table 29, the lookup tables for *match* and *match\_many* can be collapsed into a single 32-bit value and the lookup table for *match\_pos* can be collapsed into a 64-bit value. Given the input *mask*, the values for *match*, *match\_many* and *match\_pos* can be obtained by indexing their respective bit array to extract 1 bit, 1 bit and 2 bits respectively with branchless logic.

Table 29 Collapsed Lookup Tables for Match, Match\_Many and Match\_Pos

	Bit array	Hexadecimal value
match	1111_1111_1110	0xFFFELLU
match_many	1111_1110_1110_1000	0xFEE8LLU
match_pos	0001_0010_0001_00110001_0010_0001_0000	0x12131210LLU



The pseudo-code is displayed in Figure 36.

### Figure 36 Pseudo-code for match, match\_many and match\_pos

```
match = (0xFFFELLU >> mask) & 1;
match_many = (0xFEE8LLU >> mask) & 1;
match_pos = (0x12131210LLU >> (mask << 1)) & 3;</pre>
```



#### 29.4.3.4.2 Single Key Size Hash Tables

Figure 37, Figure 38, Table 30 and Table 31 detail the main data structures used to implement 8-byte and 16-byte key hash tables (either LRU or extendable bucket, either with pre-computed signature or "do-sig").

Figure 37 Data Structures for 8-byte Key Hash Tables




Figure 38 Data Structures for 16-byte Key Hash Tables




Table 30 Main Large Data Structures (Arrays) used for 8-byte and 16-byte Key Size Hash Tables

#	Array name	Number of entries	Entry size (bytes)	Description
1	Bucket array	n_buckets (configurable)	8-byte key size: 64 + 4 x entry_size  16-byte key size: 128 + 4 x entry_size	Buckets of the hash table.
2	Bucket extensions array	n_buckets_ext (configurable)	8-byte key size: 64 + 4 x entry_size  16-byte key size: 128 + 4 x entry_size	This array is only created for extendible bucket tables.



Table 31 Field Description for Bucket Array Entry (8-byte and 16-byte Key Hash Tables)

#	Field name	Field size (bytes)	Description
1	Valid	8	Bit $X$ ( $X = 0 3$ ) is set to 1 if key $X$ is valid or to 0 otherwise.  Bit 4 is only used for extendible bucket tables to help with the implementation of the branchless logic. In this case, bit 4 is set to 1 if next pointer is valid (not NULL) or to 0 otherwise.
2	Next Ptr/LRU	8	For LRU tables, this fields represents the LRU list for the current bucket stored as array of 4 entries of 2 bytes each. Entry 0 stores the index (0 3) of the MRU key, while entry 3 stores the index of the LRU key.  For extendible bucket tables, this field represents the next pointer (i.e. the pointer to the next group of 4 keys linked to the current bucket). The next pointer is not NULL if the bucket is currently extended or NULL otherwise.
3	Key [0 3]	4 x key_size	Full keys.
4	Data [0 3]	4 x entry_size	Full key values (key data) associated with keys 0 3.

Figure 39 and Table 32 detail the bucket search pipeline used to implement 8-byte and 16-byte key hash tables (either LRU or extendable bucket, either with precomputed signature or "do-sig"). For each pipeline stage, the described operations are applied to each of the two packets handled by that stage.

Figure 39 Bucket Search Pipeline for Key Lookup Operation (Single Key Size Hash Tables)




Table 32 Description of the Bucket Search Pipeline Stages (8-byte and 16-byte Key Hash Tables)

#	Stage name	Description
0	Prefetch packet meta-data	<ol> <li>Select next two packets from the burst of input packets.</li> <li>Prefetch packet meta-data containing the key and key signature.</li> </ol>



#	Stage name	Description
1	Prefetch table bucket	<ol> <li>Read the key signature from the packet meta-data (for extendable bucket hash tables) or read the key from the packet meta-data and compute key signature (for LRU tables).</li> </ol>
		2. Identify the bucket ID using the key signature.
		3. Prefetch the bucket.
2	Prefetch	Read the bucket.
	table data	2. Compare all 4 bucket keys against the input key.
		Report input key as lookup hit only when a match is identified (more than one key match is not possible)
		4. For LRU tables only, use branchless logic to update the bucket LRU list (the current key becomes the new MRU) only on lookup hit.
		<ol><li>Prefetch the key value (key data) associated with the matched key (to avoid branches, this is done on both lookup hit and miss).</li></ol>

#### Additional notes:

- 1. The pipelined version of the bucket search algorithm is executed only if there are at least 5 packets in the burst of input packets. If there are less than 5 packets in the burst of input packets, a non-optimized implementation of the bucket search algorithm is executed.
- 2. For extendible bucket hash tables only, once the pipelined version of the bucket search algorithm has been executed for all the packets in the burst of input packets, the non-optimized implementation of the bucket search algorithm is also executed for any packets that did not produce a lookup hit, but have the bucket in extended state. As result of executing the non-optimized version, some of these packets may produce a lookup hit or lookup miss. This does not impact the performance of the key lookup operation, as the probability of having the bucket in extended state is relatively small.

June 2014 Plane Development Kit (Intel® DPDK)
Programmer's Guide
Reference Number: 326003-008 201



### 29.5 Pipeline Library Design

A pipeline is defined by:

- 1. The set of input ports;
- 2. The set of output ports;
- 3. The set of tables;
- 4. The set of actions.

The input ports are connected with the output ports through tree-like topologies of interconnected tables. The table entries contain the actions defining the operations to be executed on the input packets and the packet flow within the pipeline.

### 29.5.1 Connectivity of Ports and Tables

To avoid any dependencies on the order in which pipeline elements are created, the connectivity of pipeline elements is defined after all the pipeline input ports, output ports and tables have been created.

General connectivity rules:

- 1. Each input port is connected to a single table. No input port should be left unconnected;
- 2. The table connectivity to other tables or to output ports is regulated by the next hop actions of each table entry and the default table entry. The table connectivity is fluid, as the table entries and the default table entry can be updated during run-time.
  - a. A table can have multiple entries (including the default entry) connected to the same output port. A table can have different entries connected to different output ports. Different tables can have entries (including default table entry) connected to the same output port.
  - b. A table can have multiple entries (including the default entry) connected to another table, in which case all these entries have to point to the same table. This constraint is enforced by the API and prevents tree-like topologies from being created (allowing table chaining only), with the purpose of simplifying the implementation of the pipeline run-time execution engine.

#### 29.5.2 Port Actions

#### 29.5.2.1 Port Action Handler

An action handler can be assigned to each input/output port to define actions to be executed on each input packet that is received by the port. Defining the action handler for a specific input/output port is optional (i.e. the action handler can be disabled).



For input ports, the action handler is executed after RX function. For output ports, the action handler is executed before the TX function.

The action handler can decide to drop packets.

#### 29.5.3 Table Actions

#### 29.5.3.1 Table Action Handler

An action handler to be executed on each input packet can be assigned to each table. Defining the action handler for a specific table is optional (i.e. the action handler can be disabled).

The action handler is executed after the table lookup operation is performed and the table entry associated with each input packet is identified. The action handler can only handle the user-defined actions, while the reserved actions (e.g. the next hop actions) are handled by the Packet Framework. The action handler can decide to drop the input packet.

#### 29.5.3.2 Reserved Actions

The reserved actions are handled directly by the Packet Framework without the user being able to change their meaning through the table action handler configuration. A special category of the reserved actions is represented by the next hop actions, which regulate the packet flow between input ports, tables and output ports through the pipeline. Table 33 lists the next hop actions.

#### **Table 33 Next Hop Actions (Reserved)**

#	Next hop action	Description
1	Drop	Drop the current packet.
2	Send to output port	Send the current packet to specified output port. The output port ID is metadata stored in the same table entry.
3	Send to table	Send the current packet to specified table. The table ID is metadata stored in the same table entry.

#### 29.5.3.3 User Actions

For each table, the meaning of user actions is defined through the configuration of the table action handler. Different tables can be configured with different action handlers, therefore the meaning of the user actions and their associated meta-data is private to each table. Within the same table, all the table entries (including the table default entry) share the same definition for the user actions and their associated meta-data, with each table entry having its own set of enabled user actions and its own copy of the action meta-data. Table 34 contains a non-exhaustive list of user action examples.



#### **Table 34 User Action Examples**

#	User action	Description	
1	Metering	Per flow traffic metering using the srTCM and trTCM algorithms.	
2	Statistics	Update the statistics counters maintained per flow.	
3	App ID	Per flow state machine fed by variable length sequence of packets at the flow initialization with the purpose of identifying the traffic type and application.	
4	Push/pop labels	Push/pop VLAN/MPLS labels to/from the current packet.	
5	Network Address Translation (NAT)	Translate between the internal (LAN) and external (WAN) IP destination/source address and/or L4 protocol destination/source port.	
6	TTL update	Decrement IP TTL and, in case of IPv4 packets, update the IP checksum.	

# 29.6 Multicore Scaling

A complex application is typically split across multiple cores, with cores communicating through SW queues. There is usually a performance limit on the number of table lookups and actions that can be fitted on the same CPU core due to HW constraints like: available CPU cycles, cache memory size, cache transfer BW, memory transfer BW, etc.

As the application is split across multiple CPU cores, the Packet Framework facilitates the creation of several pipelines, the assignment of each such pipeline to a different CPU core and the interconnection of all CPU core-level pipelines into a single application-level complex pipeline. For example, if CPU core A is assigned to run pipeline P1 and CPU core B pipeline P2, then the interconnection of P1 with P2 could be achieved by having the same set of SW queues act like output ports for P1 and input ports for P2.

This approach enables the application development using the pipeline, run-to-completion (clustered) or hybrid (mixed) models.

It is allowed for the same core to run several pipelines, but it is not allowed for several cores to run the same pipeline.

#### 29.6.1 Shared Data Structures

The threads performing table lookup are actually table writers rather than just readers. Even if the specific table lookup algorithm is thread-safe for multiple readers (e. g. read-only access of the search algorithm data structures is enough to conduct the lookup operation), once the table entry for the current packet is identified, the thread is typically expected to update the action meta-data stored in the table entry (e.g. increment the counter tracking the number of packets that hit this table entry), and thus modify the table entry. During the time this thread is accessing this table entry (either writing or reading; duration is application specific), for data consistency reasons, no other threads (threads performing table lookup or entry add/delete operations) are allowed to modify this table entry.

Mechanisms to share the same table between multiple threads:



- 1. **Multiple writer threads.** Threads need to use synchronization primitives like semaphores (distinct semaphore per table entry) or atomic instructions. The cost of semaphores is usually high, even when the semaphore is free. The cost of atomic instructions is normally higher than the cost of regular instructions.
- 2. Multiple writer threads, with single thread performing table lookup operations and multiple threads performing table entry add/delete operations. The threads performing table entry add/delete operations send table update requests to the reader (typically through message passing queues), which does the actual table updates and then sends the response back to the request initiator.
- 3. Single writer thread performing table entry add/delete operations and multiple reader threads that perform table lookup operations with read-only access to the table entries. The reader threads use the main table copy while the writer is updating the mirror copy. Once the writer update is done, the writer can signal to the readers and busy wait until all readers swaps between the mirror copy (which now becomes the main copy) and the mirror copy (which now becomes the main copy).

## 29.7 Interfacing with Accelerators

The presence of accelerators is usually detected during the initialization phase by inspecting the HW devices that are part of the system (e.g. by PCI bus enumeration). Typical devices with acceleration capabilities are:

- Inline accelerators: NICs, switches, FPGAs, etc;
- Look-aside accelerators: chipsets, FPGAs, etc.

Usually, to support a specific functional block, specific implementation of Packet Framework tables and/or ports and/or actions has to be provided for each accelerator, with all the implementations sharing the same API: pure SW implementation (no acceleration), implementation using accelerator A, implementation using accelerator B, etc. The selection between these implementations could be done at build time or at run-time (recommended), based on which accelerators are present in the system, with no application changes required.

#### Packet Framework





# **Part 2: Development Environment**



# 30 Source Organization

This section describes the organization of sources in the Intel® DPDK framework.

# 30.1 Makefiles and Config

**Note:** In the following descriptions, RTE\_SDK is the environment variable that points to the base directory into which the tarball was extracted. See <u>Useful Variables Provided by the Build System</u> for descriptions of other variables.

Makefiles that are provided by the Intel® DPDK libraries and applications are located in  $\$(RTE\ SDK)/mk$ .

Config templates are located in  $\$  (RTE\_SDK) /config. The templates describe the options that are enabled for each target. The config file also contains items that can be enabled and disabled for many of the Intel® DPDK libraries, including debug options. The user should look at the config file and become familiar with the options. The config file is also used to create a header file, which will be located in the new build directory.

### 30.2 Libraries

Libraries are located in subdirectories of  $\$  (RTE\_SDK)/lib. By convention, we call a library any code that provides an API to an application. Typically, it generates an archive file (.a), but a kernel module should also go in the same directory.

The lib directory contains:

```
lib
+-- librte_cmdline  # command line interface helper
+-- librte_distributor  # packet distributor
+-- librte_eal  # environment abstraction layer
+-- librte_ether  # generic interface to poll mode driver+--
librte_hash  # hash library
+-- librte_ip_frag  # IP fragmentation library
+-- librte_ivshmem  # QEMU IVSHMEM library
+-- librte_kni  # kernel NIC interface
+-- librte_kni  # argument parsing library
+-- librte_lpm  # longest prefix match library
+-- librte_malloc  # malloc-like functions
+-- librte_malloc  # malloc-like functions
+-- librte_mempool  # memory pool manager (fixedsized objects)
+-- librte_meter  # QoS metering library
+-- librte_net  # various IP-related headers
+-- librte_pmd_bond  # bonding poll mode driver
+-- librte_pmd_e1000  # 1GbE poll mode driver
--- librte_pmd_e1000  # 1GbE poll mode driver
```



```
+-- librte_pmd_i40e  # 40GbE poll mode driver
+-- librte_pmd_pcap  # PCAP poll mode driver
+-- librte_pmd_ring  # ring poll mode driver
+-- librte_pmd_virtio  # virtio poll mode driver
+-- librte_pmd_vmxnet3  # VMXNET3 poll mode driver
+-- librte_pmd_xenvirt  # Xen virtio poll mode driver
+-- librte_power  # power management library
+-- librte_ring  # software rings (act as lockless FIFOs)
+-- librte_sched  # QoS scheduler and dropper library
`-- librte_timer  # timer library
```

## 30.3 Applications

Applications are sources that contain a main() function. They are located in the  $$(RTE\_SDK)/app$  and  $$(RTE\_SDK)/examples$  directories.

The app directory contains sample applications that are used to test the Intel® DPDK (autotests). The <code>examples</code> directory contains sample applications that show how libraries can be used.

```
app
+-- chkincs # test prog to check include depends
+-- test # autotests, to validate DPDK features
`-- test-pmd # test and bench poll mode driver examples
examples
+-- cmdline # Example of using cmdline library
+-- dpdk qat # Example showing integration with Intel QuickAssist
+-- exception_path  # Sending packets to and from Linux ethernet device (TAP)
+-- helloworld  # Helloworld basic example
+-- ip_reassembly  # Example showing IP Reassembly
+-- ip fragmentation # Example showing IPv4 Fragmentation
+-- ipv4_multicast  # Example showing IPv4 Multicast
+-- kni  # Kernel NIC Interface example
+-- 12fwd  # L2 Forwarding example with and without SR-IOV
+-- 13fwd  # L3 Forwarding example
+-- 13fwd-power # L3 Forwarding example with power management
+-- l3fwd-vf # L3 Forwarding example with SR-IOV
+-- link status interrupt # Link status change interrupt example
+-- load_balancer  # Load balancing across multiple cores/sockets
+-- multi process # Example applications with multiple DPDK processes
+-- qos meter # QoS metering example
+-- qos sched # QoS scheduler and dropper example
+-- timer # Example of using librte timer library
`-- vmdq dcb # Intel 82599 Ethernet Controller VMDQ and DCB receiving
`-- vmdq  # Example of VMDQ receiving for both Intel 10G (82599)
and 1G (82576, 82580 and I350) Ethernet Controllers
+-- vhost # Example of userspace vhost and switch
```

**Note:** The actual <code>examples</code> directory may contain additional sample applications to those shown above. Check the latest Intel<sup>®</sup> DPDK source files for details.

Intel® Data Plane Development Kit (Intel® DPDK)

June 2014 Programmer's Guide

Reference Number: 326003-008 209

#### Source Organization



§



# 31 Development Kit Build System

The Intel® DPDK requires a build system for compilation activities and so on. This section describes the constraints and the mechanisms used in the Intel® DPDK framework.

There are two use-cases for the framework:

- Compilation of the Intel® DPDK libraries and sample applications; the framework generates specific binary libraries, include files and sample applications
- Compilation of an external application or library, using an installed binary Intel<sup>®</sup> DPDK

## 31.1 Building the Development Kit Binary

The following provides details on how to build the Intel® DPDK binary.

### 31.1.1 Build Directory Concept

After installation, a build directory structure is created. Each build directory contains include files, libraries, and applications:

```
~/DPDK$ ls
                                      MAINTAINERS
app
                                     Makefile
confia
COPYRIGHT
                                     scripts
doc
                                     lib
examples
tools
                                     x86 64-native-linuxapp-gcc
x86 64-native-linuxapp-icc
                                     i686-native-linuxapp-gcc
i686-native-linuxapp-icc
~/DEV/DPDK$ ls i686-native-linuxapp-qcc
app build hostapp include kmod lib Makefile
~/DEV/DPDK$ ls i686-native-linuxapp-gcc/app/
cmdline_test dump_cfg test
                                                   testpmd
cmdline_test.map dump_cfg.map
                                                  test.map
    testpmd.map
~/DEV/DPDK$ ls i686-native-linuxapp-gcc/lib/
libethdev.a librte_hash.a librte_mbuf.a librte_pmd_ixgbe.a librte_cmdline.a librte_lpm.a librte_mempool.a librte_ring.a
librte eal.a librte malloc.a librte pmd e1000.a librte timer.a
~/DEV/DPDK$ ls i686-native-linuxapp-gcc/include/
               rte_cpuflags.h rte_memcpy.h
rte_cycles.h rte_memory.h
arch
cmdline cirbuf.h
```





```
cmdline.h
cmdline_parse_etheraddr.h
cmdline_parse.h
cmdline_parse_ipaddr.h
cmdline_parse_ipaddr.h
cmdline_parse_num.h
cmdline_parse_num.h
cmdline_parse_portlist.h
cmdline_parse_string.h
cmdline_parse_string.h
cmdline_parse_string.h
cmdline_varse_string.h
rte_lash.h
rte_random.h
rte_ring.h
rte_rwlock.h
rte_rwlock.h
rte_rwlock.h
rte_string_fns.h
rte_string_fns.h
rte_alarm.h
rte_launch.h
rte_string_fns.h
rte_string_fns.h
rte_byteorder.h
rte_log.h
rte_top.h
rte_timer.h
rte_common.h
rte_malloc.h
rte_mbuf.h
```

A build directory is specific to a configuration that includes architecture + execution environment + toolchain. It is possible to have several build directories sharing the same sources with different configurations.

For instance, to create a new build directory called my\_sdk\_build\_dir using the default configuration template config/defconfig x86 64-linuxapp, we use:

```
cd ${RTE_SDK}
make config T=x86_64-native-linuxapp-gcc O=my_sdk_build_dir
```

This creates a new my\_sdk\_build dir directory. After that, we can compile by doing:

```
cd my sdk build dir make
```

which is equivalent to:

```
{\tt make O=my\_sdk\_build\_dir}
```

The content of the my sdk build dir is then:



```
+-- .mempool-file1.o.cmd
                            +-- .mempool-file1.o.d
                             +-- mempool-file2.o
                             +-- .mempool-file2.o.cmd
                            +-- .mempool-file2.o.d
                             `-- mempool.a
                             # All include files installed by libraries
# and applications are located in this
# directory. The installed files can depend
-- include
   +-- librte mempool.h
   +-- rte eal.h
   +-- rte_eal.h
+-- rte_spinlock.h
                                 # on configuration if needed (environment,
# architecture, ...)
   +-- rte_atomic.h
    `-- *.h ...
-- lib
                                     # all compiled libraries are copied in this
    +-- librte_eal.a
                                      # directory
    +-- librte mempool.a
    `-- *.a ...
-- app
                                       # All compiled applications are installed
+-- test
                                       # here. It includes the binary in elf format
```

Refer to Development Kit Root Makefile Help for details about make commands that can be used from the root of Intel® DPDK.

#### 31.2 **Building External Applications**

Since Intel® DPDK is in essence a development kit, the first objective of end users will be to create an application using this SDK. To compile an application, the user must set the RTE SDK and RTE TARGET environment variables.

```
export RTE SDK=/opt/DPDK
export RTE TARGET=x86 64-native-linuxapp-qcc
cd /path/to/my app
```

For a new application, the user must create their own Makefile that includes some .mk files, such as \${RTE SDK}/mk/DPDK.vars.mk, and \${RTE SDK}/mk/ DPDK.app.mk. This is described in **Building Your Own Application**.

Depending on the chosen target (architecture, machine, executive environment, toolchain) defined in the Makefile or as an environment variable, the applications and libraries will compile using the appropriate .h files and will link with the appropriate .a files. These files are located in \${RTE\_SDK}/arch-machine-execenv-toolchain, which is referenced internally by \${RTE BIN SDK}.

To compile their application, the user just has to call make. The compilation result will be located in /path/to/my app/build directory.

Sample applications are provided in the examples directory.

#### 31.3 **Makefile Description**

#### General Rules For Intel® DPDK Makefiles 31.3.1

In the Intel® DPDK, Makefiles always follow the same scheme:

June 2014 Programmer's Guide Reference Number: 326003-008 213



- 1. Include \$(RTE SDK)/mk/DPDK.vars.mk at the beginning.
- 2. Define specific variables for RTE build system.
- 3. Include a specific \$(RTE\_SDK)/mk/DPDK.XYZ.mk, where XYZ can be app, lib, extapp, extlib, obj, gnuconfigure, and so on, depending on what kind of object you want to build. See Makefile Types below.
- 4. Include user-defined rules and variables.

The following is a very simple example of an external application Makefile:

```
include $(RTE_SDK)/mk/DPDK.vars.mk

# binary name
APP = helloworld

# all source are stored in SRCS-y
SRCS-y := main.c

CFLAGS += -03
CFLAGS += $(WERROR_FLAGS)
include $(RTE SDK)/mk/DPDK.extapp.mk
```

### 31.3.2 Makefile Types

Depending on the .mk file which is included at the end of the user Makefile, the Makefile will have a different role. Note that it is not possible to build a library and an application in the same Makefile. For that, the user must create two separate Makefiles, possibly in two different directories.

In any case, the rte.vars.mk file must be included in the user Makefile as soon as possible.

### 31.3.2.1 Application

These Makefiles generate a binary application.

- rte.app.mk: Application in the development kit framework
- rte.extapp.mk: External application
- rte.hostapp.mk: Host application in the development kit framework

### **31.3.2.2** Library

Generate a .a library.

- rte.lib.mk: Library in the development kit framework
- rte.extlib.mk: external library
- rte.hostlib.mk: host library in the development kit framework



#### 31.3.2.3 Install

 rte.install.mk: Does not build anything, it is only used to create links or copy files to the installation directory. This is useful for including files in the development kit framework.

#### 31.3.2.4 **Kernel Module**

• rte.module.mk: Build a kernel module in the development kit framework.

#### 31.3.2.5 **Objects**

- rte.obj.mk: Object aggregation (merge several .o in one) in the development kit framework.
- rte.extobj.mk: Object aggregation (merge several .o in one) outside the development kit framework.

#### 31.3.2.6 Misc

- rte.doc.mk: Documentation in the development kit framework
- rte.gnuconfigure.mk: Build an application that is configure-based (used to compile newlib).
- rte.subdir.mk: Build several directories in the development kit framework.

#### 31.3.3 **Useful Variables Provided by the Build System**

- RTE SDK: The absolute path to the Intel® DPDK sources. When compiling the development kit, this variable is automatically set by the framework. It has to be defined by the user as an environment variable if compiling an external application.
- RTE SRCDIR: The path to the root of the sources. When compiling the development kit, RTE SRCDIR = RTE SDK. When compiling an external application, the variable points to the root of external application sources.
- RTE OUTPUT: The path to which output files are written. Typically, it is \$ (RTE SRCDIR) /build, but it can be overriden by the O= option in the make command line.
- RTE TARGET: A string identifying the target for which we are building. The format is arch-machine-execeny-toolchain. When compiling the SDK, the target is deduced by the build system from the configuration (.config). When building an external application, it must be specified by the user in the Makefile or as an environment variable.
- RTE\_SDK\_BIN: References \$(RTE\_SDK)/\$(RTE\_TARGET).
- RTE ARCH: Defines the architecture (i686, x86\_64). It is the same value as CONFIG RTE ARCH but without the double-quotes around the string.
- RTE MACHINE: Defines the machine. It is the same value as CONFIG RTE MACHINE but without the double-quotes around the string.

June 2014 Programmer's Guide Reference Number: 326003-008 215



- RTE\_TOOLCHAIN: Defines the toolchain (gcc, icc). It is the same value as CONFIG RTE TOOLCHAIN but without the double-quotes around the string.
- RTE\_EXEC\_ENV: Defines the executive environment (linuxapp). It is the same value as CONFIG RTE EXEC ENV but without the double-quotes around the string.
- RTE\_KERNELDIR: This variable contains the absolute path to the kernel sources that will be used to compile the kernel modules. The kernel headers must be the same as the ones that will be used on the target machine (the machine that will run the application). By default, the variable is set to /lib/modules/\$(shell uname -r)/build, which is correct when the target machine is also the build machine.

### 31.3.4 Variables that Can be Set/Overridden in a Makefile Only

- VPATH: The path list that the build system will search for sources. By default,
   RTE SRCDIR will be included in VPATH.
- CFLAGS: Flags to use for C compilation. The user should use += to append data in this variable.
- LDFLAGS: Flags to use for linking. The user should use += to append data in this variable.
- ASFLAGS: Flags to use for assembly. The user should use += to append data in this variable.
- CPPFLAGS: Flags to use to give flags to C preprocessor (only useful when assembling .S files). The user should use += to append data in this variable.
- LDLIBS: In an application, the list of libraries to link with (for example, -L / path/to/libfoo -lfoo). The user should use += to append data in this variable.
- SRC-y: A list of source files (.c, .s, or .o if the source is a binary) in case of application, library or object Makefiles. The sources must be available from VPATH.
- INSTALL-y-\$(INSTPATH): A list of files to be installed in \$(INSTPATH). The files must be available from VPATH and will be copied in \$(RTE\_OUTPUT)/\$(INSTPATH). Can be used in almost any RTE Makefile.
- SYMLINK-y-\$ (INSTPATH): A list of files to be installed in \$ (INSTPATH). The files must be available from VPATH and will be linked (symbolically) in \$ (RTE\_OUTPUT) /\$ (INSTPATH). This variable can be used in almost any Intel® DPDK Makefile.
- PREBUILD: A list of prerequisite actions to be taken before building. The user should use += to append data in this variable.
- POSTBUILD: A list of actions to be taken after the main build. The user should use += to append data in this variable.
- PREINSTALL: A list of prerequisite actions to be taken before installing. The user should use += to append data in this variable.



- POSTINSTALL: A list of actions to be taken after installing. The user should use += to append data in this variable.
- PRECLEAN: A list of prerequisite actions to be taken before cleaning. The user should use += to append data in this variable.
- POSTCLEAN: A list of actions to be taken after cleaning. The user should use += to append data in this variable.
- DEPDIR-y: Only used in the development kit framework to specify if the build of the current directory depends on build of another one. This is needed to support parallel builds correctly.

# 31.3.5 Variables that can be Set/Overridden by the User on the Command Line Only

Some variables can be used to configure the build system behavior. They are documented in <u>Development Kit Root Makefile Help</u> and <u>External Application/Library Makefile help</u>.

• WERROR\_CFLAGS: By default, this is set to a specific value that depends on the compiler. Users are encouraged to use this variable as follows:

```
CFLAGS += $ (WERROR CFLAGS)
```

This avoids the use of different cases depending on the compiler (icc or gcc). Also, this variable can be overridden from the command line, which allows bypassing of the flags for testing purposes.

# 31.3.6 Variables that Can be Set/Overridden by the User in a Makefile or Command Line

- CFLAGS my file.o: Specific flags to add for C compilation of my\_file.c.
- LDFLAGS my app: Specific flags to add when linking my\_app.
- NO\_AUTOLIBS: If set, the libraries provided by the framework will not be included in the LDLIBS variable automatically.
- EXTRA\_CFLAGS: The content of this variable is appended after CFLAGS when compiling.
- EXTRA\_LDFLAGS: The content of this variable is appended after LDFLAGS when linking.
- EXTRA\_ASFLAGS: The content of this variable is appended after ASFLAGS when assembling.
- EXTRA\_CPPFLAGS: The content of this variable is appended after CPPFLAGS when using a C preprocessor on assembly files.

§



# 32 Development Kit Root Makefile Help

The Intel® DPDK provides a root level Makefile with targets for configuration, building, cleaning, testing, installation and others. These targets are explained in the following sections.

## **32.1 Configuration Targets**

The configuration target requires the name of the target, which is specified using T=mytarget and it is mandatory. The list of available targets are in \$(RTE\_SDK)/config(remove the defconfig\_prefix).

Configuration targets also support the specification of the name of the output directory, using O=mybuilddir. This is an optional parameter, the default output directory is build.

• Config

This will create a build directory, and generates a configuration from a template. A Makefile is also created in the new build directory.

Example: make config O=mybuild T=x86 64-native-linuxapp-gcc

# 32.2 Build Targets

Build targets support the optional specification of the name of the output directory, using O=mybuilddir. The default output directory is build.

• all, build **or just** make

Build the Intel $^{\mbox{\scriptsize B}}$  DPDK in the output directory previously created by a make config.

Example: make O=mybuild

• clean

Clean all objects created using make build.

Example: make clean O=mybuild

• % sub

Build a subdirectory only, without managing dependencies on other directories. Example: make lib/librte eal sub O=mybuild

• % clean

Clean a subdirectory only.

Example: make lib/librte eal clean O=mybuild



#### 32.3 **Install Targets**

• Install

Build the Intel® DPDK binary. Actually, this builds each supported target in a separate directory. The name of each directory is the name of the target.

The name of the targets to install can be optionally specified using T=mytarget. The target name can contain wildcard \* characters. The list of available targets are in \$(RTE SDK)/config (remove the defconfig prefix).

Example: make install T=x86 64-\*

• Uninstall

Remove installed target directories.

#### 32.4 **Test Targets**

• test

Launch automatic tests for a build directory specified using O=mybuilddir. It is optional, the default output directory is build.

Example: make test O=mybuild

• testall

Launch automatic tests for all installed target directories (after a make install). The name of the targets to test can be optionally specified using T=mytarget. The target name can contain wildcard (\*) characters. The list of available targets are in \$(RTE SDK)/config (remove the defconfig prefix).

Examples: make testall, make testall T=x86 64-\*

#### **Documentation Targets** 32.5

doxydoc

Generate the Doxygen documentation (pdf only).

#### 32.6 **Deps Targets**

• depdirs

This target is implicitly called by make config. Typically, there is no need for a user to call it, except if DEPDIRS-y variables have been updated in Makefiles. It will generate the file \$(RTE OUTPUT)/.depdirs.

Example: make depdirs O=mybuild

• depgraph

This command generates a dot graph of dependencies. It can be displayed to debug circular dependency issues, or just to understand the dependencies. Example: make depgraph O=mybuild > /tmp/graph.dot && dotty /tmp/ graph.dot

June 2014 Programmer's Guide Reference Number: 326003-008 219



### 32.7 Misc Targets

helpShow this help.

### 32.8 Other Useful Command-line Variables

The following variables can be specified on the command line:

- V/=
  - Enable verbose build (show full compilation command line, and some intermediate commands).
- D=
  - Enable dependency debugging. This provides some useful information about why a target is built or not.
- EXTRA\_CFLAGS=, EXTRA\_LDFLAGS=, EXTRA\_ASFLAGS=, EXTRA\_CPPFLAGS= Append specific compilation, link or asm flags.
- CROSS=

Specify a cross toolchain header that will prefix all gcc/binutils applications. This only works when using gcc.

# 32.9 Make in a Build Directory

All targets described above are called from the SDK root  $\$  (RTE\_SDK). It is possible to run the same Makefile targets inside the build directory. For instance, the following command:

```
cd $(RTE_SDK)
make config O=mybuild T=x86_64-native-linuxapp-gcc
make O=mybuild
```

#### is equivalent to:

```
cd $(RTE_SDK)
make config O=mybuild T=x86_64-native-linuxapp-gcc
cd mybuild
# no need to specify O= now
make
```

## 32.10 Compiling for Debug

To compile the Intel $^{\$}$  DPDK and sample applications with debugging information included and the optimization level set to 0, the <code>EXTRA\_CFLAGS</code> environment variable should be set before compiling as follows:

```
export EXTRA CFLAGS='-00 -g'
```

#### Development Kit Root Makefile Help



The Intel $^{\circledR}$  DPDK and any user or sample applications can then be compiled in the usual way. For example:

make install T=x86\_64-native-linuxapp-gcc make -C examples/<theapp>

§



# 33 Extending the Intel® DPDK

This chapter describes how a developer can extend the Intel® DPDK to provide a new library, a new target, or support a new target.

## 33.1 Example: Adding a New Library libfoo

To add a new library to the Intel® DPDK, proceed as follows:

1. Add a new configuration option:

```
for f in config/*; do \
   echo CONFIG_RTE_LIBFOO=y >> $f; done
```

2. Create a new directory with sources:

```
mkdir ${RTE_SDK}/lib/libfoo
touch ${RTE_SDK}/lib/libfoo/foo.c
touch ${RTE_SDK}/lib/libfoo/foo.h
```

3. Add a foo() function in libfoo.

```
Definition is in foo.c:
```

```
void foo(void)
{
}
```

Declaration is in foo.h:

```
extern void foo(void);
```

4. Update lib/Makefile:

```
vi ${RTE_SDK}/lib/Makefile
# add:
# DIRS-$(CONFIG_RTE_LIBFOO) += libfoo
```

Create a new Makefile for this library, for example, derived from mempool Makefile:

```
cp ${RTE_SDK}/lib/librte_mempool/Makefile ${RTE_SDK}/lib/libfoo/
vi ${RTE_SDK}/lib/libfoo/Makefile
# replace:
# librte_mempool -> libfoo
# rte mempool -> foo
```



- 6. Update mk/DPDK.app.mk, and add -lfoo in LDLIBS variable when the option is enabled. This will automatically add this flag when linking an Intel® DPDK application.
- 7. Build the Intel® DPDK with the new library (we only show a specific target here):

```
cd ${RTE SDK}
make config T=x86 64-native-linuxapp-gcc
make
```

8. Check that the library is installed:

```
ls build/lib
ls build/include
```

#### 33.1.1 **Example: Using libfoo in the Test Application**

The test application is used to validate all functionality of the Intel® DPDK. Once you have added a library, a new test case should be added in the test application.

- A new test foo.c file should be added, that includes foo.h and calls the foo() function from test foo(). When the test passes, the test foo() function should return 0.
- Makefile, test.h and commands.c must be updated also, to handle the new test
- Test report generation: autotest.py is a script that is used to generate the test report that is available in the \${RTE SDK}/doc/rst/test report/autotests directory. This script must be updated also. If libfoo is in a new test family, the links in \${RTE SDK}/doc/rst/test report/test report.rst must be updated.
- Build the Intel® DPDK with the updated test application (we only show a specific target here):

```
cd ${RTE SDK}
make config T=x86 64-native-linuxapp-gcc
make
```

δ

June 2014 Programmer's Guide Reference Number: 326003-008 223



# 34 Building Your Own Application

# 34.1 Compiling a Sample Application in the Development Kit Directory

When compiling a sample application (for example, hello world), the following variables must be exported: RTE SDK and RTE TARGET.

The binary is generated in the build directory by default:

```
~/DPDK/examples/helloworld$ ls build/app helloworld helloworld.map
```

# 34.2 Build Your Own Application Outside the Development Kit

The sample application (Hello World) can be duplicated in a new directory as a starting point for your development:

```
~$ cp -r DPDK/examples/helloworld my_rte_app
~$ cd my_rte_app/
~/my_rte_app$ export RTE_SDK=/home/user/DPDK
~/my_rte_app$ export RTE_TARGET=x86_64-native-linuxapp-gcc
~/my_rte_app$ make
    CC main.o
    LD helloworld
    INSTALL-APP helloworld
    INSTALL-MAP helloworld.map
```



## 34.3 Customizing Makefiles

### 34.3.1 Application Makefile

The default makefile provided with the Hello World sample application is a good starting point. It includes:

- \$(RTE\_SDK)/mk/DPDK.vars.mk at the beginning
- \$(RTE\_SDK)/mk/DPDK.extapp.mk at the end

The user must define several variables:

- APP: Contains the name of the application.
- SRCS-y: List of source files (\*.c, \*.S).

### 34.3.2 Library Makefile

It is also possible to build a library in the same way:

- Include \$(RTE SDK)/mk/DPDK.vars.mk at the beginning.
- Include \$(RTE\_SDK)/mk/DPDK.extlib.mk at the end.

The only difference is that APP should be replaced by LIB, which contains the name of the library. For example, libfoo.a.

#### 34.3.3 Customize Makefile Actions

Some variables can be defined to customize Makefile actions. The most common are listed below. Refer to <u>Makefile Description</u> section in <u>Development Kit Build System</u> chapter for details.

- VPATH: The path list where the build system will search for sources. By default,
   RTE SRCDIR will be included in VPATH.
- CFLAGS my file.o: The specific flags to add for C compilation of my file.c.
- CFLAGS: The flags to use for C compilation.
- LDFLAGS: The flags to use for linking.
- CPPFLAGS: The flags to use to provide flags to the C preprocessor (only useful when assembling .s files)
- LDLIBS: A list of libraries to link with (for example, -L /path/to/libfoo lfoo)
- NO\_AUTOLIBS: If set, the libraries provided by the framework will not be included in the LDLIBS variable automatically.

§



# 35 External Application/Library Makefile help

External applications or libraries should include specific Makefiles from RTE\_SDK, located in mk directory. These Makefiles are:

- \${RTE\_SDK}/mk/DPDK.extapp.mk: Build an application
- \${RTE\_SDK}/mk/DPDK.extlib.mk: Build a static library
- \${RTE\_SDK}/mk/DPDK.extobj.mk: Build objects (.o)

# 35.1 Prerequisites

The following variables must be defined:

- \${RTE\_SDK}: Points to the root directory of the Intel® DPDK.
- \${RTE\_TARGET}: Reference the target to be used for compilation (for example, x86 64-native-linuxapp-gcc).

## 35.2 Build Targets

Build targets support the specification of the name of the output directory, using O=mybuilddir. This is optional; the default output directory is build.

- all, "nothing" (meaning just make)

  Build the application or the library in the specified output directory.

  Example: make O=mybuild
- clean

Clean all objects created using make build. Example: make clean O=mybuild

# 35.3 Help Targets

helpShow this help.

### 35.4 Other Useful Command-line Variables

The following variables can be specified at the command line:



- - Specify the directory in which the sources are located. By default, it is the current directory.

Specify the Makefile to call once the output directory is created. By default, it uses \$(S)/Makefile.

- - Enable verbose build (show full compilation command line and some intermediate commands).
- - Enable dependency debugging. This provides some useful information about why a target must be rebuilt or not.
- EXTRA\_CFLAGS=, EXTRA\_LDFLAGS=, EXTRA\_ASFLAGS=, EXTRA\_CPPFLAGS= Append specific compilation, link or asm flags.
- CROSS=

Specify a cross-toolchain header that will prefix all gcc/binutils applications. This only works when using gcc.

#### 35.5 **Make from Another Directory**

It is possible to run the Makefile from another directory, by specifying the output and the source dir. For example:

```
export RTE SDK=/path/to/DPDK
export RTE TARGET=x86 64-native-linuxapp-icc
make -f /path/to/my app/Makefile S=/path/to/my app O=/path/to/build dir
```

ξ

June 2014 Programmer's Guide Reference Number: 326003-008 227



# **Part 3: Performance Optimization**



# 36 Performance Optimization Guidelines

#### 36.1 Introduction

The following sections describe optimizations used in the Intel<sup>®</sup> DPDK and optimizations that should be considered for a new applications.

They also highlight the performance-impacting coding techniques that should, and should not be, used when developing an application using the Intel® DPDK.

And finally, they give an introduction to application profiling using a Performance Analyzer from Intel to optimize the software.

§



# 37 Writing Efficient Code

This chapter provides some tips for developing efficient code using the Intel® DPDK. For additional and more general information, please refer to the *Intel® 64 and IA-32 Architectures Optimization Reference Manual* which is a valuable reference to writing efficient code.

## **37.1 Memory**

This section describes some key memory considerations when developing applications in the Intel® DPDK environment.

### 37.1.1 Memory Copy: Do not Use libc in the Data Plane

Many libc functions are available in the Intel® DPDK, via the Linux\* application environment. This can ease the porting of applications and the development of the configuration plane. However, many of these functions are not designed for performance. Functions such as  $\mathtt{memcpy}()$  or  $\mathtt{strcpy}()$  should not be used in the data plane. To copy small structures, the preference is for a simpler technique that can be optimized by the compiler. Refer to the  $VTune^{\mathsf{TM}}$  Performance Analyzer Essentials publication from Intel Press for recommendations.

For specific functions that are called often, it is also a good idea to provide a self-made optimized function, which should be declared as static inline.

The Intel® DPDK API provides an optimized rte memcpy() function.

## 37.1.2 Memory Allocation

Other functions of <code>libc</code>, such as <code>malloc()</code>, provide a flexible way to allocate and free memory. In some cases, using dynamic allocation is necessary, but it is really not advised to use malloc-like functions in the data plane because managing a fragmented heap can be costly and the allocator may not be optimized for parallel allocation.

If you really need dynamic allocation in the data plane, it is better to use a memory pool of fixed-size objects. This API is provided by <code>librte\_mempool</code>. This data structure provides several services that increase performance, such as memory alignment of objects, lockless access to objects, NUMA awareness, bulk <code>get/put</code> and <code>per-lcore</code> cache. The <code>rte\_malloc()</code> function uses a similar concept to mempools.

## **37.1.3** Concurrent Access to the Same Memory Area

Read-Write (RW) access operations by several lcores to the same memory area can generate a lot of data cache misses, which are very costly. It is often possible to use



per-lcore variables, for example, in the case of statistics. There are at least two solutions for this:

- Use RTE\_PER\_LCORE variables. Note that in this case, data on Icore X is not available to Icore Y.
- Use a table of structures (one per lcore). In this case, each structure must be cache-aligned.

Read-mostly variables can be shared among lcores without performance losses if there are no RW variables in the same cache line.

#### 37.1.4 NUMA

On a NUMA system, it is preferable to access local memory since remote memory access is slower. In the Intel<sup>®</sup> DPDK, the memzone, ring, rte\_malloc and mempool APIs provide a way to create a pool on a specific socket.

Sometimes, it can be a good idea to duplicate data to optimize speed. For readmostly variables that are often accessed, it should not be a problem to keep them in one socket only, since data will be present in cache.

### **37.1.5 Distribution Across Memory Channels**

Modern memory controllers have several memory channels that can load or store data in parallel. Depending on the memory controller and its configuration, the number of channels and the way the memory is distributed across the channels varies. Each channel has a bandwidth limit, meaning that if all memory access operations are done on the first channel only, there is a potential bottleneck.

By default, the <u>Mempool Library</u> spreads the addresses of objects among memory channels.

### 37.2 Communication Between Icores

To provide a message-based communication between lcores, it is advised to use the Intel® DPDK ring API, which provides a lockless ring implementation.

The ring supports bulk and burst access, meaning that it is possible to read several elements from the ring with only one costly atomic operation (see Chapter 5 "Ring Library"). Performance is greatly improved when using bulk access operations.

The code algorithm that dequeues messages may be something similar to the following:

```
#define MAX_BULK 32
while (1) {
    /* Process as many elements as can be dequeued. */
    count = rte_ring_dequeue_burst(ring, obj_table, MAX_BULK);
    if (unlikely(count == 0))
        continue;
    my_process_bulk(obj_table, count);
}
```

June 2014 Programmer's Guide
Reference Number: 326003-008 231



### 37.3 PMD Driver

The Intel® DPDK Poll Mode Driver (PMD) is also able to work in bulk/burst mode, allowing the factorization of some code for each call in the send or receive function.

Avoid partial writes. When PCI devices write to system memory through DMA, it costs less if the write operation is on a full cache line as opposed to part of it. In the PMD code, actions have been taken to avoid partial writes as much as possible.

### 37.3.1 Lower Packet Latency

Traditionally, there is a trade-off between throughput and latency. An application can be tuned to achieve a high throughput, but the end-to-end latency of an average packet will typically increase as a result. Similarly, the application can be tuned to have, on average, a low end-to-end latency, at the cost of lower throughput.

In order to achieve higher throughput, the Intel® DPDK attempts to aggregate the cost of processing each packet individually by processing packets in bursts.

Using the testpmd application as an example, the burst size can be set on the command line to a value of 16 (also the default value). This allows the application to request 16 packets at a time from the PMD. The testpmd application then immediately attempts to transmit all the packets that were received, in this case, all 16 packets.

The packets are not transmitted until the tail pointer is updated on the corresponding TX queue of the network port. This behavior is desirable when tuning for high throughput because the cost of tail pointer updates to both the RX and TX queues can be spread across 16 packets, effectively hiding the relatively slow MMIO cost of writing to the PCIe\* device. However, this is not very desirable when tuning for low latency because the first packet that was received must also wait for another 15 packets to be received. It cannot be transmitted until the other 15 packets have also been processed because the NIC will not know to transmit the packets until the TX tail pointer has been updated, which is not done until all 16 packets have been processed for transmission.

To consistently achieve low latency, even under heavy system load, the application developer should avoid processing packets in bunches. The testpmd application can be configured from the command line to use a burst value of 1. This will allow a single packet to be processed at a time, providing lower latency, but with the added cost of lower throughput.

## 37.4 Locks and Atomic Operations

Atomic operations imply a lock prefix before the instruction, causing the processor's LOCK# signal to be asserted during execution of the following instruction. This has a big impact on performance in a multicore environment.

Performance can be improved by avoiding lock mechanisms in the data plane. It can often be replaced by other solutions like per-lcore variables. Also, some locking



techniques are more efficient than others. For instance, the Read-Copy-Update (RCU) algorithm can frequently replace simple rwlocks.

## **37.5 Coding Considerations**

#### 37.5.1 Inline Functions

Small functions can be declared as static inline in the header file. This avoids the cost of a call instruction (and the associated context saving). However, this technique is not always efficient; it depends on many factors including the compiler.

#### 37.5.2 Branch Prediction

The Intel® C/C++ Compiler (icc)/gcc built-in helper functions likely() and unlikely() allow the developer to indicate if a code branch is likely to be taken or not. For instance:

```
if (likely(x > 1))
    do_stuff();
```

# **37.6 Setting the Target CPU Type**

The Intel® DPDK supports CPU microarchitecture-specific optimizations by means of CONFIG\_RTE\_MACHINE option in the Intel® DPDK configuration file. The degree of optimization depends on the compiler's ability to optimize for a specific microarchitecture, therefore it is preferable to use the latest compiler versions whenever possible.

If the compiler version does not support the specific feature set (for example, the Intel<sup>®</sup> AVX instruction set), the build process gracefully degrades to whatever latest feature set is supported by the compiler.

Since the build and runtime targets may not be the same, the resulting binary also contains a platform check that runs before the main() function and checks if the current machine is suitable for running the binary.

Along with compiler optimizations, a set of preprocessor defines are automatically added to the build process (regardless of the compiler version). These defines correspond to the instruction sets that the target CPU should be able to support. For example, a binary compiled for any SSE4.2-capable processor will have RTE\_MACHINE\_CPUFLAG\_SSE4\_2 defined, thus enabling compile-time code path selection for different platforms.

§



# 38 Profile Your Application

Intel processors provide performance counters to monitor events. Some tools provided by Intel can be used to profile and benchmark an application. See the  $VTune^{TM}$  Performance Analyzer Essentials publication from Intel Press for more information.

For an Intel $^{\$}$  DPDK application, this can be done in a Linux $^{*}$  application environment only.

The main situations that should be monitored through event counters are:

- · Cache misses
- Branch mis-predicts
- DTLB misses
- · Long latency instructions and exceptions

Refer to the Intel Performance Analysis Guide for details about application profiling.



# 39 Glossary

ACL Access Control List

API Application Programming Interface

ASLR Linux\* kernel Address-Space Layout Randomization

BSD Berkeley Software Distribution

Clr Clear

CIDR Classless Inter-Domain Routing

Control Plane The control plane is concerned with the routing of packets and

with providing a start or end point.

Core A core may include several lcores or threads if the processor

supports hyperthreading.

Core Components A set of libraries provided by the Intel® DPDK, including eal,

ring, mempool, mbuf, timers, and so on.

CPU Central Processing Unit

CRC Cyclic Redundancy Check

ctrlmbuf An *mbuf* carrying control data.

Data Plane In contrast to the control plane, the data plane in a network

architecture are the layers involved when forwarding packets.

These layers must be highly optimized to achieve good

performance.

DIMM Dual In-line Memory Module

Doxygen A documentation generator used in the Intel® DPDK to

generate the API reference.

DPDK Data Plane Development Kit

DRAM Dynamic Random Access Memory

EAL The Environment Abstraction Layer (EAL) provides a generic

interface that hides the environment specifics from the applications and libraries. The services expected from the EAL are: development kit loading and launching, core affinity/

assignment procedures, system memory

allocation/description, PCI bus access, inter-partition

communication.

FIFO First In First Out





FPGA Field Programmable Gate Array

GbE Gigabit Ethernet

HW Hardware

HPET High Precision Event Timer; a hardware timer that provides a

precise time reference on x86 platforms.

ID Identifier

IOCTL Input/Output Control

I/O Input/Output

IP Internet Protocol

IPv4 Internet Protocol version 4

IPv6 Internet Protocol version 6

Icore A logical execution unit of the processor, sometimes called a

hardware thread.

KNI Kernel Network Interface

L1 Layer 1

L2 Layer 2

L3 Layer 3

L4 Layer 4

LAN Local Area Network

LPM Longest Prefix Match

master lcore The execution unit that executes the main() function and that

launches other lcores.

mbuf An mbuf is a data structure used internally to carry messages

(mainly network packets). The name is derived from BSD stacks. To understand the concepts of packet buffers or mbuf, refer to *TCP/IP Illustrated, Volume 2: The Implementation*.

MESI Modified Exclusive Shared Invalid (CPU cache coherency

protocol)

MTU Maximum Transfer Unit

NIC Network Interface Card

OOO Out Of Order (execution of instructions within the CPU

pipeline)

NUMA Non-uniform Memory Access

#### Glossary



PCI Peripheral Connect Interface

PHY An abbreviation for the physical layer of the OSI model.

pktmbuf An *mbuf* carrying a network packet.

PMD Poll Mode Driver

QoS Quality of Service

RCU Read-Copy-Update algorithm, an alternative to simple

rwlocks.

Rd Read

RED Random Early Detection

RSS Receive Side Scaling

RTE Run Time Environment. Provides a fast and simple framework

for fast packet processing, in a lightweight environment as a Linux\* application and using Poll Mode Drivers (PMDs) to

increase speed.

Rx Reception

Slave Icore Any *Icore* that is not the *master Icore*.

Socket A physical CPU, that includes several *cores*.

SLA Service Level Agreement

srTCM Single Rate Three Color Marking

SRTD Scheduler Round Trip Delay

SW Software

Target In the Intel® DPDK, the target is a combination of

architecture, machine, executive environment and toolchain.

For example: i686-native-linuxapp-gcc.

TCP Transmission Control Protocol

TC Traffic Class

TLB Translation Lookaside Buffer

TLS Thread Local Storage

trTCM Two Rate Three Color Marking

TSC Time Stamp Counter

Tx Transmission

TUN/TAP TUN and TAP are virtual network kernel devices.





VLAN Virtual Local Area Network

Wr Write

WRED Weighted Random Early Detection

WRR Weighted Round Robin