
ELEG 587V Project #2 (100 pts)

For both parts, you are to utilize Cadence Virtuoso to design the necessary circuits. You supply voltage should be no larger than 1.2 V, and the circuits should be fully contained (i.e., you only provide the input signals and the power). You will write a short report and turn in all necessary schematics, simulations, and waveforms.

1. Design a three-stage op-amp that has a unity frequency of at least 100 MHz and provides 120 dB of gain. You have the choice of topologies. Plot the bode plot with phase and gain.


Schematic




The schematic above shows a three-stage op-amp, built from a cascade of two diff-amps and a common-source amplifier. The cascaded gain of the diff-amps helps keep the overall gain high. The following page shows the gain and phase of this three-stage op-amp topology. The following list shows the design variables:


					. —		
🛱 备 Design Variables		· 南	nmos12_l	4.044u	· [中]	nmos5_w	25u
· 🔃 cap	1f	· 🛱	nmos3_I	1u	. 中	nmos1234_w	13u
· ∰ CI	1f	· 🛱	nmos4_I	1u	- 中	v_ac	1.2
· 🔃 Vbiasn	295.3m	· 🛱	nmos5_I	2.703u	. 中	pmos5_I	1.543u
- ∰ pmos12_I	222.6n	· [4]	nmos1234_I	1.5u	. 中	pmos5_w	14.67u
- 📳 pmos345_I	847.5n	· [4]	nmos1_w	18u	- 中	pmos34_w	6u
- ∰ pmos12_w	190.2n	· [4]	nmos2_w	18u	- 中	pmos34_I	750n
- 📳 pmos345_w	7.92u	· 🛱	nmos12_w	468.8u	· 中	v_dc	437m
· 🔃 nmos1_I	1u	· [4]	nmos3_w	10u	:		
nmos2_I	1u	· 🔃	nmos4_w	9.9u			

<u>Gain</u>











2. Design a voltage regulator that has a stable output voltage of 0.5 V. Show the minimum load capacitance and maximum load resistance that the regulator can safely operate via simulations. Provide the bode plot that shows the stability of the regulator over frequency.

Schematic:




Test Bench:



Simulation:


For the voltage regulator to have a stable output of 0.5V, the above circuit is simulated at varying temperatures (-40C to 200C) and the output voltage denoted by VREG is observed.




The above plot shows little variations for the change in temperature on the regulated output voltage.

Inorder to identify the minimum load capacitance, the transient response of the output current is observed. The plots below shows the response of output current with time for varying capacitive values.


C_{load}=100p F VREF=499.8 mV Phase=34.22




C_{load}=300p F VREF=499.8 mV Phase=36.33




C_{load}=500p F VREF=499.8 mV Phase=40.57




C_{load}=700p F VREF=499.8 mV Phase=43.54




C_{load}=750p F VREF=499.8 mV Phase=45.4



C_{load}=1000p F VREF=499.8 mV Phase=49.57




C_{load}=2n F VREF=499.8 mV Phase=61.38



From the above analysis, it can be observed that the minimum load capacitance is **750p F**. The transient response can be seen to improve if we keep on increasing the value of C_{load} .

The maximum value of load resistance comes out to be **1K ohms**, decreasing, results in a decreased VREF. Below is a plot for Rload= 100 Ohms



Increasing above 1K ohms, the value of VREF starts to increase. A plot for Rload= 1.1K ohms is shown below.

