
ELEG 587V Project #1 (100 pts)


For both parts, you are to utilize Cadence Virtuoso to design the necessary circuits. You supply voltage should be no larger than 1.2 V, and the circuits should be fully contained (i.e., you only provide the input signals and the power). You will write a short report and turn in all necessary schematics, simulations, and waveforms.

1.Design a Beta-Multiplier circuit that provides a reference current of between 100 μ A to 500 μ A. The Beta-Multiplier should feed into a general biasing circuit that provides four unique biasing levels. Turn in the schematic and DC simulation with the output bias voltages.

SCHEMATIC:





TESTBENCH:




SIMULATIONS:













VBIAS3= 94.55 mV:







2. Design a differential amplifier (you can choose which topology) that provides a gain between 60-100 dB. Higher gains will receive more points. The differential amplifier should receive all its

biasing from Part #1's circuit. Provide simulations for a 50 mV sine input signal at 100 kHz, 1 MHz, 10 MHz, 100 MHz, 1 GHz, and 10 GHz. Find the input common-mode range in simulation and provide the Bode plot of the gain magnitude and phase of the amplifier.

SCHEMATIC:



TESTBENCH:




SIMULATIONS:


GAIN (dB):

DC Voltage VP=VM=600mv


AC magnitude= 1.5V





Phase Margin:





50mv at 100Khz



















3. Provide a compact analog friendly layout that utilizes guard rings and common-centroid techniques for Parts #1 and #2.


Part #1 Layout



DRC check




LVS check




Part#02

The schematic includes a capacitor as well, but for the final layout the capacitor is excluded from the checks as placing it resulted in VMware to hang/stop responding for greater periods of time, delaying our work.

Part #2 layout



DRC check



Final Layout

