

Hani Ahmed

647-507-4002 | github.com/Airlles | linkedin.com/in/haniahmd | h13ahmed@torontomu.ca

TECHNICAL SKILLS

Programming: C/C++, Python, C, Shell, PowerShell, Java, JavaScript, MATLAB, Regex

Hardware Design: Verilog, SystemVerilog, VHDL, RTL/FPGA, ASIC/Physical Design, VLSI, PCIe/UCIe Concepts

Systems & Debug: Linux/Unix, Windows, BIOS/Firmware, CPU/APU, PC Architecture, Microcontrollers, Debuggers

Software & AI Tools: Vim, Git, GitHub, Jira, Databases, MySQL, PostgreSQL, SQLite, FastAPI, Docker, XML, Claude, GenAI

Exposure & Awareness: Perl, TCL, Perforce, UVM, DFT, RTOS Concepts, Defect Tracking, Compilers, AI/Machine Learning

EDUCATION

Toronto Metropolitan University

Sep. 2022 – May 2027

Bachelor of Electrical Engineering

Toronto, ON

- Relevant Coursework: Computer Architecture & Organization, Microprocessor Systems, Digital Systems, Electronic Circuits, Semiconductor Physics, Wireless Communication, Analog Circuits, Probability/Stochastic, Data Structures & Algorithms

PROJECTS

Agentic AI Debug Assistant for RTL and EDA Logs | *Python, FastAPI, RAG, MCP, SQLite, GitHub Actions, Cloud (AWS)*

- Built a cloud-ready agentic Python/FastAPI debug assistant that parses ModelSim-style RTL logs, retrieves RAG context through an MCP server, classifies hardware issues, and generates Markdown debug reports.
- Implemented Regex-based classification and SQLite-backed defect tracking for width mismatches, missing modules, timing violations, syntax errors, and unconnected nets across searchable API issue records.

Mini EDA Tool for Logic Parsing and RTL Generation | *Python, Verilog, EDA Automation, Netlists, Git*

- Built a Python EDA automation tool for ASIC relevant workflows, parsing custom .logic files to extract inputs, outputs, gates, internal wires, and gate level netlist relationships.
- Generated synthesizable Verilog RTL for AND, OR, XOR, NOT, NAND, NOR, and MUX structures, translating parsed netlists into reusable hardware description output for chip level design workflows.

Full Custom CMOS D Flip Flop Layout and LVS Verification | *VLSI, Magic, Netgen, Sky130 PDK, ASIC/Physical Design*

- Designed a full custom CMOS D flip flop layout using Sky130 PDK layers, applying ASIC design, physical design, VLSI concepts, and analog/digital transistor behavior through device placement, routing, wells, contacts, vias, clock, and power.
- Created the transistor-level schematic in Xschem and used Magic-extracted layout netlists with Netgen LVS to verify layout/schematic equivalence while debugging device mismatches, connectivity errors, and CMOS pull-up/pull-down behavior.

RISC-V Pipelined Processor RTL Design on FPGA | *SystemVerilog, Verilog, Vivado, FPGA, Chip Level Design*

- Designed a 32-bit RISC-V pipelined processor in Verilog/SystemVerilog within a Linux development environment, implementing PC, register file, ALU, control unit, datapath, and pipeline logic.
- Applied computer organization and compute pipeline fundamentals across fetch, decode, execute, memory, and writeback while debugging branch control, register updates, timing, FSMs, flops, and HDL behavior.

6502 CPU Emulator in C++ | *C++, Low Level Programming, CPU Architecture, Software Engineering Concepts*

- Built a C++ CPU emulator applying software engineering concepts to implement instruction fetch, decode, registers, memory access, status flags, stack behavior, and addressing modes.
- Debugged instruction execution and control-flow behavior using structured tests, trace outputs, and hardware architecture concepts related to CPUs, embedded systems, and system software.

PCIe/UCIe Inspired SerDes Link Training & Lane Repair Simulation | *SystemVerilog/Python, SerDes, RTL Verification*

- Built a PCIe/UCIe inspired link simulation that combines Python-based SerDes lane quality modeling with SystemVerilog RTL for link training, lane health checks, and redundant lane repair logic.
- Modeled channel loss, FIR-style equalization, eye opening, and lane quality metrics to connect SerDes signal behavior with RTL control decisions for failed-lane detection.
- Verified all single-lane failure cases with directed SystemVerilog testbenches, confirming repair control, failed-lane selection, spare-lane remapping, data integrity, and waveform-level debug results.

EXPERIENCE

FMD Systems Intern

May 2024 – Present

Toronto Metropolitan University Facilities Management & Development

Toronto, ON

- Analyzed 3600+ elevator outage and maintenance data using Python, Pandas, Excel, and Matplotlib to identify reliability trends, recurring faults, and operational improvement opportunities.
- Created and edited technical documentation, Excel reports, and structured stakeholder updates to support troubleshooting, root-cause analysis, project tracking, and data-driven maintenance decisions.

Computer Refurbishment Volunteer | *Siemens*

- Built PCs from individual components including CPUs, memory, storage, GPUs, motherboards, and power supplies, then installed operating systems, drivers, and basic network configuration.
- Performed development and debugging in Windows and Linux/Unix environments by updating BIOS firmware, validating boot readiness, checking BitLocker and secure boot, and troubleshooting hardware/software issues.