Name: Aishwarya Gandhi

SBU ID:111424452


Email: aishwarya.gandhi@stonybrook.edu

# **ESE 555 ASSIGNMENT 3**


# Objective:

- i) Design and verify a CMOS positive (rising) edge triggered master-slave D type flip-flop with an asynchronous reset.
- ii) To verify the functionality of the flip-flop by designing a simple data path.


# **NAND SCHEMATIC**




## **NAND LAYOUT:**




## **NAND SYMBOL**




## TRANSMISSION GATE SCHEMATIC




## TRANSMISSION GATE SYMBOL




# **TRANSMISSION GATE LAYOUT:**




## TRISTATE INVERTER SCHEMATIC




## TRISTATE INVERTER SYMBOL




## TRISTATE NAND SCHEMATIC



# TRISTATE NAND SYMBOL




# **D FLIP-FLOP SCHEMATIC**



## **D FLIP-FLOP LAYOUT**

8

## **D FLIP-FLOP LAYOUT**




# TRANSIENT ANALYSIS OF D FLIP-FLOP V (N) 5.0 time (ns)


## **DRC SUCCESSFUL**




## LVS SUCCESSFUL




## POST LAYOUT SIMULATION OF D FLIP-FLOP:



## **PARASITIC REPORT:**




# **DATA PATH DESIGN**




## **CORRECT OPERATION OF DATA PATH:**

Clock frequency: 5Ghz Data frequency: 500Mhz




Clock frequency: 8Ghz Data frequency: 800Mhz




## **CORRECT OPERATION OF DATA PATH:**


Clock frequency: 9.5Ghz Data frequency: 950MhZ




Clock frequency: 15Ghz Data frequency: 1.5GhZ



Clock frequency: 20Ghz Data frequency: 2GhZ




Clock frequency: 30Ghz Data frequency: 3GHz




• MAXIMUM CLOCK FREQUENCY OF OPERATION: 30GHz

# **FAILURE OF DATA PATH OPERATION**

Clock frequency: 31Ghz Data frequency: 3.1GhZ




Clock frequency: 35Ghz Data frequency: 3.5GhZ



# Clock-to-Q delay:

For latching logic high,




For latching logic low, Clock-to-Q delay: 1.12ns

# Setup time:

clock-to-q + setup

Setup skew(ps)	Clock-to-q delay(ps)	setup+clock-q-delay
500	82	582
400	82.2	482.2
300	83	383
200	83.3	283.3
150	83.3	233.3
110	900	1010
100	990	1090
90	1000	1090
50	1000	1050
30	1100	1130

# Setup time of the flip-flop: 150ps



Setup Skew

## Hold time:

Hold skew(ps)	clock-to-q delay(ps)
500	1080
400	1080
300	1080
200	1080
150	1080
110	1080
100	1080
90	1080
50	1080
30	1080
0	1080

Could not observe any change in clock-to-q delay for decreasing hold time.