Computer Engineering Program College of Engineering and Computer Science

Spring 2021

Project: Part A

EGCP 446-02 - 4/16/2021

Prepared by Scott Knowles, Rawabi Alayed, Jose Solano

Table of Contents

- I. Introduction
- II. Procedure / Group Tasks
- III. Code Files and Constraints Files

Introduction

In this project, we will implement portions from past labs into a single program utilizing what we've learned earlier in this class. The first section of the project utilizes a finite state machine that counts up from 0 to 9 that updates with a slow clock divider and outputs the state values to a seven-segment display. Once we have fully implemented the components, our board will show a value on each seven-segment display that counts from 0 to 9, with each switch allowing us to choose which displays are on or off.

Procedure

In this first part of the project, we were tasked with implementing a slow clock divider, a finite state machine, and a seven-segment decoder into one project, and connecting the three components with a top module. We went to work implementing the three individual components first, and once we had completed work on all three components, we then connected the components with the top module. Once we had completed the top module, we connected the package pins and generated the constraints and bitstream files. After we generated the bitstream file, we programmed the board and tested the program to ensure the board functioned properly.

Group Tasks

Scott Knowles – Implementation of 7-Segment Decoder and Clock Divider, Recorded Demo Video, Wrote Report

Rawabi Alayed – Implementation of Top Module, Assisted with Debugging and Testing, Contributed to Report

Jose Solano – Implementation of Counter, Generated Constraints File, Assisted with Debugging and Testing, Contributed to Report

Code Files and Constraints Files

Top.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/06/2021 05:42:58 AM
// Design Name:
// Module Name: Top
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
```

```
module Top(
    input Clk, Reset,
    input [7:0] AN,
    output [7:0] display,
    output [7:0] Anode
    );
   wire Clock1Hz;
   wire [3:0] Count;
    assign Anode = AN;
    /// Connect different building block together
    //1. Clock Divider 1Hz Frequency
    Clock Divider BLOCK1 (.Clk(Clk), .Reset(Reset),
.Slow Clock(Clock1Hz));
    //2. Counter 0-9
    //Counter is driven by slow clock generated by clock divider
    Counter BLOCK2 (.Clk(Clock1Hz), .Reset(Reset),.Q(Count));
    //3. Binary to 7 segment
    Bin 7Segment BLOCK3 (.Bin(Count), .Seven Segment(display));
```

Clock_Divider.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/06/2021 05:32:41 AM
// Design Name:
// Module Name: Clock_Divider
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Clock Divider(
input Clk, Reset,
output Slow Clock
);
reg [25:0] Counter = 26'b0; //26 bit counter = 1 Hz clock speed
//// write a Verilog code to slow down the clock from 100 MHz to 1 Hz
//Clock Divider
always @(posedge Clk, posedge Reset)
if (Reset)
```

```
Counter <= 26'b0;
else
Counter <= Counter + 1'b1;
assign Slow_Clock = Counter[25];
endmodule</pre>
```

Counter.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/06/2021 05:36:58 AM
// Design Name:
// Module Name: Counter
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
```

```
module Counter(
    input Clk, Reset,
    output [3:0] Q
    );
// Make sure your Counter is driven by slow clock generated by
clock divider
parameter ST_ZERO = 4'b0000, ST_ONE = 4'b0001, ST_TWO = 4'b0010,
ST THREE = 4'b0011, ST FOUR = 4'b0100, ST FIVE = 4'b0101, ST SIX
= 4'b0110, ST_SEVEN = 4'b0111, ST_EIGHT = 4'b1000, ST_NINE =
4'b1001;
reg [3:0] state, n_state; //state = present state, n_state = next
state
always @(posedge Clk, posedge Reset)
     if (Reset)
           state <= ST ZERO;</pre>
           else
           state <= n state;</pre>
always @(*)
     case (state)
           ST_ZERO:
                 n state <= ST ONE;</pre>
           ST_ONE:
```

```
n state <= ST TWO;
            ST_TWO:
                  n_state <= ST_THREE;</pre>
            ST_THREE:
                  n_state <= ST_FOUR;</pre>
            ST FOUR:
                  n state <= ST FIVE;</pre>
            ST FIVE:
                  n state <= ST SIX;
            ST SIX:
                  n_state <= ST_SEVEN;</pre>
            ST SEVEN:
                  n_state <= ST_EIGHT;</pre>
            ST EIGHT:
                  n_state <= ST NINE;</pre>
            ST NINE:
                  n_state <= ST_ZERO;
            default:
                  n_state <= ST_ZERO;</pre>
      endcase
assign Q = state;
```

endmodule

Bin_7Segment.v

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/06/2021 05:33:47 AM
// Design Name:
// Module Name: Bin_7Segment
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Bin 7Segment(
input [3:0] Bin,
output reg [7:0] Seven Segment
);
always@(*)
begin
case (Bin)
4'b0000: Seven_Segment = 8'hC0; //0
4'b0001: Seven_Segment = 8'hF9; //1
4'b0010: Seven Segment = 8'hA4; //2
```

```
4'b0011: Seven_Segment = 8'hB0; //3
4'b0100: Seven_Segment = 8'h99; //4
4'b0101: Seven_Segment = 8'h92; //5
4'b0110: Seven_Segment = 8'h82; //6
4'b0111: Seven_Segment = 8'hF8; //7
4'b1000: Seven_Segment = 8'h80; //8
4'b1001: Seven_Segment = 8'h90; //9
endcase
end
endmodule
```

projpartA.xdc

```
set_property IOSTANDARD LVCMOS18 [get_ports {AN[7]}]
set property IOSTANDARD LVCMOS18 [get ports {AN[6]}]
set property IOSTANDARD LVCMOS18 [get ports {AN[5]}]
set property IOSTANDARD LVCMOS18 [get ports {AN[4]}]
set property IOSTANDARD LVCMOS18 [get ports {AN[3]}]
set property IOSTANDARD LVCMOS18 [get ports {AN[2]}]
set property IOSTANDARD LVCMOS18 [get ports {AN[1]}]
set property IOSTANDARD LVCMOS18 [get ports {AN[0]}]
set property IOSTANDARD LVCMOS18 [get ports {Anode[7]}]
set property IOSTANDARD LVCMOS18 [get ports {Anode[6]}]
set property IOSTANDARD LVCMOS18 [get ports {Anode[5]}]
set_property IOSTANDARD LVCMOS18 [get ports {Anode[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Anode[3]}]
set property IOSTANDARD LVCMOS18 [get ports {Anode[2]}]
set property IOSTANDARD LVCMOS18 [get ports {Anode[1]}]
set property IOSTANDARD LVCMOS18 [get ports {Anode[0]}]
set property IOSTANDARD LVCMOS18 [get ports {display[7]}]
set property IOSTANDARD LVCMOS18 [get ports {display[6]}]
set property IOSTANDARD LVCMOS18 [get ports {display[5]}]
set property IOSTANDARD LVCMOS18 [get ports {display[4]}]
set property IOSTANDARD LVCMOS18 [get ports {display[3]}]
```

```
set property IOSTANDARD LVCMOS18 [get ports {display[2]}]
set property IOSTANDARD LVCMOS18 [get ports {display[1]}]
set property IOSTANDARD LVCMOS18 [get ports {display[0]}]
set property IOSTANDARD LVCMOS18 [get ports Clk]
set property IOSTANDARD LVCMOS18 [get ports Reset]
set property PACKAGE PIN E3 [get ports Clk]
set property PACKAGE PIN J15 [get ports Reset]
set property PACKAGE PIN L16 [get ports {AN[0]}]
set property PACKAGE PIN T8 [get ports {AN[7]}]
set property PACKAGE PIN R13 [get ports {AN[6]}]
set property PACKAGE_PIN U18 [get_ports {AN[5]}]
set property PACKAGE_PIN T18 [get_ports {AN[4]}]
set property PACKAGE PIN R17 [get ports {AN[3]}]
set property PACKAGE PIN R15 [get ports {AN[2]}]
set property PACKAGE PIN M13 [get ports {AN[1]}]
set property PACKAGE PIN U13 [get ports {Anode[7]}]
set_property PACKAGE_PIN K2 [get_ports {Anode[6]}]
set property PACKAGE PIN T14 [get ports {Anode[5]}]
set property PACKAGE PIN P14 [get ports {Anode[4]}]
set property PACKAGE PIN J14 [get ports {Anode[3]}]
set property PACKAGE PIN T9 [get ports {Anode[2]}]
set property PACKAGE PIN J18 [get ports {Anode[1]}]
```

```
set_property PACKAGE_PIN J17 [get_ports {Anode[0]}]
set_property PACKAGE_PIN H15 [get_ports {display[7]}]
set_property PACKAGE_PIN L18 [get_ports {display[6]}]
set_property PACKAGE_PIN T11 [get_ports {display[5]}]
set_property PACKAGE_PIN P15 [get_ports {display[4]}]
set_property PACKAGE_PIN K13 [get_ports {display[3]}]
set_property PACKAGE_PIN K16 [get_ports {display[2]}]
set_property PACKAGE_PIN R10 [get_ports {display[1]}]
set_property PACKAGE_PIN R10 [get_ports {display[1]}]
```