

OBJECTIVES:

1. Study of microprocessors: 8085, 8086
First processor \rightarrow 4004 (\downarrow Intel) Intel \rightarrow 1971, 1972
 2. Study of assembly level language of 8085
 3. Study of interfacing peripheral devices with 8085
- Books: R. Gaonkar & N. Senthil Kumar

PROCESSOR: It is a multi-purpose, clock-driven logical device which takes input & gives desired output.

MICROPROCESSOR

\rightarrow ALU, EU, Register array

\rightarrow Based on Von-Neumann architecture

\rightarrow Data can be stored anywhere.

MICROCONTROLLER

\rightarrow ALU, Register array, EU, Memory, I/O.

\rightarrow Based on Harvard architecture.

\rightarrow Data is stored in separate space.

* 8085 MICROPROCESSOR *

\rightarrow By Intel in 1976.

FEATURES:

1. It is an 8-bit processor \rightarrow Processing capability of ALU / clock cycle.

2. It has 8-bit data bus.

3. Range of data \Rightarrow 00H - FFH

3. It has 16-bit address bus.

Range \Rightarrow 0000H - FFFFH

$$\therefore \text{Capacity} = 2^{16} = 2^6 \times 2^{10}$$

~~64 KB~~ 64 KB

5. It has clock freq. of 3.2 MHz.

$$\therefore \text{Clock Period} = T = \frac{1}{f} \approx 0.33 \text{ Microsec}$$

6. It supports 5 hardware & 8 software interrupts.
It has 40 pin DIP IC.

→ Interrupt: A request generated by external device, to the microprocessor to perform a specific task which is known as interrupt service routine (ISR).

* Hardware Interrupts: (Vector Interrupts)

- (a) TRAP (RST 4.5)
- (b) RST 7.5
- (c) RST 6.5
- (d) RST 5.5
- (e) RST INTR

↑
due to priority

* Software Interrupts:

RST 0

RST 1

⋮


RST 7

8. It supports DMA operation.

MICRO-PROCESSOR: Multipurpose, clock driven, register based digital IC that accepts binary data as input, process it acc. to instruction stored in its memory & provides o/p.

→ It is programmable device, performs logical & arithmetic operation.

→ Early processors → Intel 8088, i.e., → 16 bit



⇒ HCMOS: High speed Complementary Metal Oxide Semi-Conductor
Used in current tech.

8085 MICRO. P.

- 8 bit
- Intel (1971) → NMOS
- +5 V power supply
- Supplied in a 40-pin DIP package.
- Address up to 64K locations (16 add. bus)
- Word size = 8 bit
- $f_{\text{req.}} \Rightarrow 3.5 \text{ MHz}$

Bus Structure: 8 bit CPU communicates using:

- 16-bit address bus
- 16-bit data bus
- a control bus

THE FLAG REGISTER: Duplicate result of condition test.

D7	D6	D5	D4	D3	D2	D1	D0
S	Z	X	AC	X	P	X	CY

CY → Carry → $\begin{cases} 1 & (\text{carry generated}) \\ 0 & (\text{carry not generated}) \end{cases}$

P → Parity → $\begin{cases} 1 & (\text{no. of } 1\text{'s are even}) \\ 0 & (\text{" " " " odd}) \end{cases}$

AC → Auxiliary carry → $\begin{cases} 1 & (\text{if carry generated from lower D to higher nibble,} \\ & \text{vice versa}) \\ 0 & (\text{vice versa}) \end{cases}$

Z → Zero → $\begin{cases} 1 & (\text{Result = 0}) \\ 0 & (\text{Result } \neq 0) \end{cases}$

S → Sign bit → $\begin{cases} 1 & (+\text{ve}) \\ 0 & (-\text{ve}) \end{cases}$


X → Could be anything (~~but not 0 or 1~~)

* + $\begin{array}{r} 1 \\ 0 \\ 1 \\ \hline 1 \\ 0 \\ \hline \end{array}$ (Question about Flag Register OR Register)

$$\frac{\begin{array}{r} 1 \\ 0 \\ 1 \\ \hline 1 \\ 0 \\ \hline \end{array}}{\begin{array}{r} 1 \\ 0 \\ 1 \\ \hline 1 \\ 0 \\ \hline \end{array}} = (10110011)_2 \quad (\text{from parity only})$$

S	Z	X	AC	X	P	X	CY
=0	=0	=1	=0	=0	=0	=0	=0

* Flag Registers & Information:



ADDRESSING MODES of 8085

Addressing mode give info. about effectiveness of operation.

Instruction:

opcode	operand
--------	---------

which func. should be performed.

Opcode = 1 byte

Operand = 1 or 2 byte in 8085

→ Length of instruction is from 1 byte to 3 bytes

→ Operand contains address (2 bytes), data (1 byte) or blank.

* Types of ADDRESSING MODES:

1. Implicit or implied:
Operand is defined in instruction itself.
eg: LDA


2. Immediate addressing mode:
Operand is given with the instruction.
eg: MVI A, 8-bit data

3. Direct Addressing mode:

opcode	add. of operand
--------	-----------------

Here address is given of
data with instruction
present in memory.

eg: LDA, 16-bit add.
STA, 16-bit add.



4. Indirect Addressing Mode:

Opcode	Add. of operand
--------	-----------------

This is the mode of addressing where the instruction contains the address of the location where the target address is stored.



5. Register Addressing Mode:

In this addressing mode operand is placed in one of 8-bit or 16-bit general purpose registers. The data is in the register that is specified by the instruction. The one register reference is required to access the data.

Q. Find instruction length:

- | | |
|-------------------|----------|
| 1. LDA , 05A6 | → 3 byte |
| 2. ADD B | → 1 byte |
| 3. MVI A , 05 (H) | → 2 byte |
| 4. CMP M | → 1 byte |
| 5. MNV A,B | → 1 byte |
| 6. AND , 0.6 | → 2 byte |

TYPES of INSTRUCTIONS: HL → Memory point

L Data Transfer Group:

Instruction	Operation	Length	Addressing	Flag
1. MOV H _d , M _p	H _d ← M _p	1 byte	Register	No
2. MOV H _d , M	H _d ← (HL)	1 byte	Indirect	No
3. MOV M, M _p	(HL) ← M _p	1 byte	Indirect	No
4. MNH, 8-bit data	H ← 8-bit data	2 byte	Immediate	No
5. MVIM, 8-bit data	(HL) ← 8-bit data	2 byte	Immediate	No
6. LDA, 16-bit data	A ← 16-bit data	3 byte	Direct	No
7. STA, 16-bit data	M _{addr having 16-bit add.} ← A	3 byte	Direct	No
8. LDAX, Rep	A ← (M _p)	1 byte	Indirect	No
9. STAX, M _p	(M _p) ← A	1 byte	Indirect	No
10. XCHG	DE ←→ HL	1 byte	Unspecified	No
11. LHLD, 16-bit add.	L ← (add.) H ← (add.+1)	2 byte	Direct	No
12. SHLD, 16-bit add.	(add.) ← L (add.+1) ← H	2 byte	Direct	No
13. LXIH, 16-bit add.	HL ← 16-bit data L ← Lower H ← Higher	2 byte	Immediate	No

32-bit operation on 8-bit \rightarrow flag effects
OR " 16-bit \rightarrow carry flag "

2. Arithmetic Group:

Instructions	Operation	Addressing	Length	Flag
1. ADD R	$A \leftarrow A + R$	Register	1 Byte	All
2. ADD M	$A \leftarrow A + (HL)$	Indirect	1 Byte	All
3. ADD , 8-bit data	$A \leftarrow A + 8\text{-bit data}$	Immediate	2 Bytes	All
4. ADC R	$A \leftarrow A + R + \text{carry}$	Register	1 Byte	All
5. ADC M	$A \leftarrow A + (HL) + \text{carry}$	Indirect	1 Byte	All
6. ACI , 8-bit data	$A \leftarrow A + 8\text{-bit data} + \text{carry}$	Immediate	2 Bytes	All
7. DAD H _p	$HL \leftarrow HL + H_p$ (Binary Coded Decimal)	Register	1 Byte	Carry
8. DAA <small>(Decimal adjust accumulator)</small>	$A(BCD) \leftarrow A(\text{Binary})$	Implicit	1 Byte	All
9. SUB R	$A \leftarrow A - R$	Register	1 Byte	All
10. SUB M	$A \leftarrow A - (HL)$	Indirect	1 Byte	All
11. SUI 8-bit data	$A \leftarrow A - 8\text{-bit data}$	Immediate	2 Bytes	All
12. SBB R	$A \leftarrow A - R - \text{carry}$	Register	1 Byte	All
13. SBB M	$A \leftarrow A - (HL) - \text{carry}$	Indirect	1 Byte	All
14. SBI 8-bit data	$A \leftarrow A - 8\text{-bit data} - \text{carry}$	Immediate	2 Bytes	All
15. INR R	$R \leftarrow R + 1$	Register	1 Byte	All
16. INR M	$(HL) \leftarrow (HL) + 1$	Indirect	1 Byte	All

Instruction	Operation	Addressing	Length	Flag
17. INX , H	$H \leftarrow H + 1$	Register	1 Byte	Carry AU
18. DCR H	$H \leftarrow H - 1$	Register	1 Byte	AU
19. DCR M	$M \leftarrow M - 1$	Indirect	1 Byte	AU
20. DCX H	$H \leftarrow H - 1$	Register	1 Byte	Carry

3. LOGICAL Instruction: (+ → AND)

(a) AND, OR, XOR

(c) Complement

(d) Rotate

(b) Compare

(a) Instruction

Operation

Addressing

Length

FC

1. ANA B	$A \leftarrow A + B$	Register	1 Byte	
2. ANA M	$A \leftarrow A + (HL)$	Indirect	1 Byte	
3. ANI, 8-bit data	$A \leftarrow A + 8\text{-bit data}$	Immediate	2 Byte	
4. ORA C	$A (OR) C = A$	Indirect	1 byte	
5. ORA M	$A (OR) (HL) = A$	Indirect	1 byte	
6. ORI 8-bit data	$A (OR) 8\text{-bit} = A$	Immediate	2 byte	
7. XRA D	$A (XOR) D = A$	Indirect	1 byte	
8. XRA M	$A (XOR) (HL) = A$	Indirect	1 byte	
9. XRI 8-bit data	$A (XOR) 8\text{-bit} = A$	Immediate	2 byte	

Q. C6 H , 49H \Rightarrow AND, XOR \rightarrow Flags FF

$\Rightarrow C6 \rightarrow 11000110$

$49 \rightarrow 01001001$

XOR $\rightarrow \underline{1000} \quad \underline{1111}$

AND $\rightarrow 0100 \quad 0000$

S	0	1
Z	0	0
P	0	0
Hx	A	L
CY	0	0
	AND	XOR

(b) Compare:

(i) CMP R/M

e.g. CMP B → checks $A > B$, $A = B$, $A < B$

Contents of flag will be updated but the source & destination will not be altered.
It will perform:

A B D

& store result in flag

For:

	CY	Z
$A > B$	0	0
$A = B$	0	1
$A < B$	1	0

Registers 1-Byte
(Indirect)

e.g. CMP M → Memory Pointer (HL)

(Rest same as CMP R) (Indirect)
1-Byte

(ii) CPI ~~05~~ 8-bit

e.g. CPI 05

	CY	Z
$A > 05$	0	0
$A > 05$	0	1
$A < 05$	1	0

(Immediate)
2-Byte

(c) Rotate:


(i) RLC

(ii) RRC

(iii) RAL

(iv) RAR


} to rotate the content of accumulator by 1-bit to right or left,



(ii) RRC: Just the opposite direction of RLC

⇒ what's the application of rotate?
⇒ To extract LSR or MRS & check -ve / +ve or even / odd.

(iii) RAL: Rotate(A) left through carry



→ Previous carry will move to D0.

(iv) RAR: Just the opposite of RAL.

Addressing for all \Rightarrow implicit
size of all = 1 Byte

(d) Complement:

(i) CMA: Calc. 1's complement of A & result is also placed in A.
No flags are affected.

(ii) CMC: Complement carry flag
of CY=0
after CMC \Rightarrow CY=1 (& vice-versa)
For both: Implicit & 1 byte

4. BRANCH INSTRUCTIONS:

(a) Jump Instructions

Instructions like jump, call & return

(b) Call & Return Instructions

(c) Restart Instructions (RST0 - RST7) (For interrupt)

(a) Jump Instructions: Used conditionally (flag) or unconditionally

(i) JMP, 16-bit address: Jump unconditionally
i.e., 2002 JMP 2007,

Jump \rightarrow

wont come back even if there are instructions in between.

(ii) JC 16-bit address: Jump if CY = 1

(iii) JNC 16-bit address: Jump if CY = 0

(iv) JZ 16-bit " : " " Z = 1

(v) JNZ " : " " Z = 0

(vi) JPE " : " " P = 1

(vii) JPO " : " " P = 0

(viii) JP " : " " S = 0

(ix) JM " : " " S = 1

→ Used to change the sequence of program execution.

(b) Call & Return Instructions: → Used to call a function within a main program

→ Next add. (After call) is stored in stack.

(i) CALL 16-bit add: call unconditionally

(ii) CC " : " call if CY = 1

(iii) CNC " : " call if CY = 0

(iv) CZ " : " call if Z = 1

(v) CNZ " : " call if Z = 0

- (vi) CPE 16-bit add : Call if P=1
- (vii) CPO " " " " " " P=0
- (viii) CP " " " " " " S=0
- (ix) EN " " " " " " S=1

Q. CALL vs JUMP: Call can return but jump cannot.

(c) Return Instruction:

- (i) RET : Return unconditionally
- (ii) RCL : " if C = 1
- (iii) RNC : " C = 0
- (iv) RZ : " Z = 1
- (v) RNZ : " Z = 0
- (vi) RPE : " P = 1
- (vii) RPO : " P = 0
- (viii) RP : " C = 0
- (ix) RN : " C = 1

→ Data from the top of the stack are fetched into PC (Program counter).

Q MVI A, F2 → 1111 0010
 RLC → 1110 0101
 MOV B, A → B = 1110 0101
 RLC → 1100 1011
 RLC → 1001 0111
 ADD B + 1110 0101
 HLT 1 01111100 → **4C**

Q MVI A, 07 → 0000 00111
 MVI B, +7 → 0000 10001
 ADD 05 → ~~0007+05~~ = 0C = 13
 ANI F6 → 0000 1100
 1111 0110
 XRI 22 → 0000 0100
 ADD B → 0010 0010
 HLT + 0010 0110
 + 0001 0001 = 0011 0111 = **37**

*TIMING DIAGRAM IN 8085

- It represents the time taken by each instruction in a graphical format.
- It is represented in T-states.

* INSTRUCTION that calculate the execution time:
* PARAMETER that calculate the execution time:

(a) Instruction cycle: Time req. to execute an instruction.
1 ins. cycle = 1-5 machine cycles

(b) Machine cycle: Time req. to complete 1 operation, i.e., accessing mem. or I/O.

(c) T-state: 1 Machine cycle = 3-6 T-states
Time equals to one clock cycle,
req. to calc. time.

→ Types of machine cycles:

1. OPCODE fetch cycle (4T)
2. Memory read cycle (3T)
3. Memory write cycle (3T) (4N & OUT)
4. I/O read cycle (3T)
5. I/O write cycle (3T)

1. OPCODE FETCH CYCLE:

INSTRUCTION:

* MOV B, C \Rightarrow 2000 op code
1. M/c cycle = 0F cycle
 \therefore No. of M/c = 1

$$T\text{-state} = 4T$$

* MV1 A, 05
 \Rightarrow 2000 3E (07 cycle)
 \Rightarrow 2001 05 (MR cycle)
 \therefore No. of M/c = 2
 $\therefore T\text{-state} = 07$

* LDA 2005
⇒ 3000 3A { OF)
3001 05 { MR)
3002 06 { MR)
2005 12 { MR)

∴ M/C = 4
T-stall = 18T.

* STA 3000

* SHLD 3000