
8085 Pin Dlageam 8-

- The 8085 A (commonly known as 8085) is an 8-bit general purpose miceoprocessor capable of addressing 64 K of Memory.
- · The device has 40 pins, require a +5V single power supply, and can operate with 3MHz single-phase clock.

· fig shows the logic pindiagram of 8085.



- · All the signals can be classified into six groups. (8)
- 1) ADDRESS BUS:
- The 8085 has signal lines (pins) that are used as address bus: however, these lines are split into two segments: $A_{15} A_{8}$ and $AD_{7} AD_{0}$.
- → The eight signal lines A₁₅ A₈ are unidirectional. These lines are also known as higher reduced address.
- lines are also known as higher-order address.

 2) DATA BUS:
 The Signal lines ADT-ADO are bidirectional. These are used as lower order address bus and ddla bus.
- 3) CONTROL AND STATUS SIGNALS :-
- → This include following signal
 - a) ALE. Address latch Enable
 - \rightarrow If ALE = 1, i.e enable, it indicates that the bits on AD7-AD0 are address bits.
 - $\rightarrow 4$ ALE=0; ie disable, it indicates that the bits on $4D_{T}$ AD_{O} are data.
- b) RD (Read)
 - → This is active low signal.
 - → This signal indicates that the selected I/O or memory device is to be read and data is available on data bus.

- c) WR (Write)
- → This is active low signal.
- → This signal indicates that the data on data bus are to be weither into memory or I/O.
 - d) IO/ M
- → When it is high, it indicates Input Output operation.
- → When it is low, it indicates a memory operation.
 - e) S1 & S0
- These status signals, can issue identify various operations but they are easely used in small systems
- 4) POWER SUPPLY & CLOCK PREQUENCY
- → Vcc: +5V power supply
- -> VSS: Ground Reference
- at these two pins. The frequency is internally divided by two, therefore to operate at 3MHz, the cryotal should have 6MHz frequency.
- → CLK (OUT): Clock Output used as clock for other device.

5) EXTERNALLY INITIATED SIGNALS

- → INTR (Input) Intercupt Request It is used as general pue pose segonder interrupt.
- → INTA (Output) Intercupt Acknowledge It is used to acknowledge the interrupt.
- → RST 7.5, 6.5, S.5 These interrupts transfer the program control to specific

Memory location.

These have high peiocities compare to INTR. intercupt.

Among these the peiocity order is 7.5, 6.5, 5.5.

→ TRAP (Enput)

This is nonmas Kable interrupt and has highest Driority.

- → HOLD (Input) This signal indicates that peripheral denice such as DMA (direct memory access) is requesting the use of address and data bus.
- → HLDA (Output) Hold Acknowledge This signal acknowledges the HOLD request.
- This signal is used to delay the microprocessor read or write eycles-

When this signal is low, the peogram counter is set to zero.

- RESET OUT

This signal can be used to reset other devices.

6) SERIAL I/O PORTS

SID (Secial Enged Dodg)

SOD (Serial Output Data)

In secial teansmission, data bits are sent over a single line, one bit at a time.