

8086

Basic features

- Architecture
- pin diagram
- working

* Basic features :

- ① It is a 16 bit microprocessor implemented in n-channel depletion mode. H-mos technology
(High speed metal oxide semi-cond).
- ② It is available in 40 pin IC package.
- ③ It has 16 bit ALU, 16 bit internal registers and instructions are designed to operate on 16 bit data.
- ④ It has 20 bit address bus that ^{FA} can access 2^{20} memory location = 1 MB
- ⑤ It can generate 26 bit I/O address.
- ⑥ It has ~~14~~ 16 bit registers

LD
STA
MOV

⑦ It supports the concept of memory segmentation.

⑧ It has internal clock generator with 33% duty cycle.

$8086 \rightarrow 5 \text{ MHz}$

$8086 - 2 \rightarrow 8 \text{ MHz}$

$8086 - 1 \rightarrow 10 \text{ MHz}$

⑨ It operates in two modes that is minimum and maximum mode. minimum mode is used for small system while maximum mode is used for large system. that is multiprocessor.

⑩ It supports multi-programming that is execute in time-multiplexed mode.

⑪ It fetches 6 instruction ~~byte~~^{byte} from memory and stores in queue to increase the speed of the ~~pro~~ execution. That it uses pipelining concept.

⑫ It has powerful instruction set with multiplication and division. It also has different addressing mode like implicit, direct, indirect, register, immediate, indirect ~~to~~^{through} the index & base registers, indirect through the sum of base, ~~register~~ index and relative field.

Register Organization

① General purpose

AX	AH	AL
BX	BH	BL
CX	CH	CL
DX	DH	DL

② Segment register

CS
DS
ES
SS

16KB.

③ Index & pointer

BP
SP
IP
SI
DI

④ Flag register

F

① BX is used for offset storage for generating physical address in case of certain addressing mode.


② CX is used for default counter in case of loop and string instructions.

③ For selection of 4 segment register, the 16 bit address are provided by the PIU and used for holding the upper 16-bits of starting address also known as base address or segment address.

CS \rightarrow IP , SS \rightarrow SP or ST

DS & ES \rightarrow BP or DI

★ Architecture of 8086 \div



Architecture is divided into two unit.

① Execution Unit :

② BIU ~~It~~ gen.

① It generates the physical address of the memory or input output port.

② It fetches the instruction from the memory.

③ It read/write the data from/to the memory/I/O port.

④ It supports the pipelining concept using instruction byte queue.

⑤ It provide address relocation facility.



② Execution Unit :

① Control circuitry controls the internal operation of the processor.

② ALU is used to perform arithmetic and logical operation on the 16 bit data.

③ Instruction decoder is used to decide that which operation should be performed.

Flag register



→ Interrupt.
→ Direction
→ overflow.

overflow flag:

This flag is used to detect the condition of overflow. It is ~~set~~ 1 (set) when there is a carry^{into} MSB and no carry out of MSB.


Direction flag: It is used in the processing of string instruction. If the string is processed from lower address to higher address then it is reset (0) & vice-versa.

Interrupt flag: If the maskable interrupt is recognized by the processor then it is set (1) otherwise reset (0).

④ Trap flag:

This flag is used for detecting and correcting the error through single stepping method. If its value is 1 then processor will display the content of registers or memory variables after the execution of each instruction. otherwise zero.

Pin diagram :-



① VCC/Gnd (+5V)

② AD₀ - AD₁₅ (multiplex Address data line.)

③ AD₁₆/S₃ - AD₁₉/S₆

S₃, S₄ for choosing register

S ₄	S ₃	Segment register	S ₅ → Interrupt flag
0	0	ES	
0	1	SS	
1	0	CS	
1	1	DS	S ₆ → always zero.

④ BHE / S₇
 \rightarrow BUS HIGH ENABLE

BHE is used to enable the data onto High data line (D₈ - D₁₅)

<u>BHE</u>	A ₀	Action
0	0	Access 16-bit word
0	1	odd byte
1	0	even byte
1	1	No Action

⑤ MN/MX \div 0 \rightarrow maximum
 1 \rightarrow minimum

⑥ RD \div It is an active low signal and used for read operation.

⑦ DT/R \div This signal is used to control the direction of data flow.

1 \rightarrow Data is transmitting.
 0 \rightarrow receiving.

⑧ DEN (Data enable) \div It is used to enable external data buses

⑨ Test \div ~~It~~ It is an active low signal used with wait instruction. If 0, the execution continued otherwise the processor remains in idle state.

① Reset \rightarrow when High, the processor terminates the current activity and flag bit becomes zero. the content of CS \rightarrow FFFF and the content of DS, SS, IP, ES \rightarrow 0000.

② Ready \rightarrow when high, then the processor is ready to do the data transfer with I/O device or memory, - It is an acknowledgement signal from the I/O device or memory.

③ LOCK \div It is an active low signal. ~~It~~^{It} indicates that the other system can not take the control of the bus.

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Action
0	0	0	Interrupt acknowledge
0	0	1	I/O read
0	1	0	I/O write
0	1	1	Halt
1	0	0	opcode fetch
1	0	1	u/m read
1	1	0	u/m write
1	1	1	also inactive.

⑬ $\overline{R0}/\overline{GT} > \overline{R01}/\overline{GT}$ (priority)

Request Grant \div signal used to take control of buses from the processor

⑭ Queue Status:

DS ₁	DS ₀
0	0
0	1
1	0
1	1

Queue status.

No operation.

first byte

Empty queue

subsequent byte.

⑮ NMI \Rightarrow Non maskable interrupt. You cannot disable it (Level triggered)

INTR \rightarrow level triggered (Can be disabled)

Generation of 20 bit physical Address:

16 bit address into segment ~~key~~ reg.

\hookrightarrow Shift it to left side by 4-bit.

\rightarrow Add the content of index or base register with it to get physical address.

CS - 1234 : 8 IP = 5678

shifted CS = 12340

5678
P.A. \rightarrow 179B8

A large size of memory that is 1MB in 8086. Can be divided into small ~~units~~ but segments each of 64 KB. It is known as memory segmentation. Each segment is specified by a segment register. That gives the base or starting address.


Advantages

- ① It provides memory relocation.
- ② Memory can be access by using 16 bit register even though the size is of 1MB.
- ③ Other segment can also be used in the case by memory of more than 64 KB.

Addressing modes

- ① Immediate
- ② Register
- ③ Register Indirect
- ④ Direct
- ⑤ Relative Based
- ⑥ Base Indexed
- ⑦ Relative Based Indexed.

Relative Based




The effective address is the summation of base address given by base register and displacement.


e.g. mov Ax, [SI] + Displacement.

1357146

Base Indexed



Relative Base Indexed



★★ Time Delay & Counter in 8085

Time delay = no. of T-states * clock period.

Using a one Register

7T ← MVI C, 6F // Counter FF.
 4T ← LOOP DCR C
 10T ← JNZ loop

freq = 1 MHz.
 Clock Period = 1 μ s

Total no. of T-states = 7T + 255(10T + 4T)

Time delay = 7T + 255(10T + 4T) * 1 μ s.

Using a register pair

Time delay = no. of T-states * clock period.

LXI H, Count (1234) — 10T
 LOOP DCR H — 6T.
 used to set carry flag { MOV A, L — 4T
 ORA, H — 4T
 JNZ loop — 10T

Time delay = 1×10^{-6} (10 + 24 * count in decimal)

WAP to count 66 to 00, with 0.5 μ s, use register C to set up a 1 millisecond ~~delay~~ delay
 & display each count at an of the output

point.

(inverse only = down count)

MVI B, 00	→	(FF)	→ 17 T
next DCR B			
MVIC, Count	→	7 T	
loop DCR C	→	4 T	} ⇒ 100 p
JNZ loop	→	10 T	
MOV A, B	→	4 T	
OUT point	→	10 T	
JMP next	→	10 T	

$$\text{Time delay in loop } T_L = [14 \times 0.5 \mu \times (\text{count})]$$

$$\text{Time delay in outer loop } T_{OL} = 35 \times 0.5 \mu$$

$$\text{Total delay } T_d = T_L + T_{OL}$$

$$1 \text{ ms} = 7 \mu \text{ sec (count)} + 17.5 \mu \text{ sec}$$

$$1000 \mu \text{ s} = 7 \mu \text{ sec (count)} + 17.5 \mu \text{ sec}$$

$$\text{count} = \left(\frac{1000 - 17.5}{7} \right)$$

$$\boxed{\text{Count} = 140.357}$$

or
 use 80486 to count from 0 to 999 1 sec delay. Use
 8255 counter pair & display each count 7 409600
 frequency 1 MHz.

Start
Start MVI B, 00 — 7

MOV A, B — 4

display out put — 10

(XIH, Count — 10

loop DEX H — 6

MOV A, H — 4

ORA L — 4

JNZ loop — 10

INR B — 4

MOV A, B — 4

CPI 0A — 7

JNZ display — 10

JZ Start.

loop

(24 x Count + 10) x 1

$$1 \text{ sec} = 45 \times 1 \mu \text{sec} + (24 \times \text{Count} + 10) \times 1 \mu \text{sec}$$

$$10^6 \mu \text{sec} = 45 \mu \text{sec} + 24 \text{ Count } \mu \text{sec}$$

$$\text{Count} = \frac{1000000 - 45}{24} = 41665$$



★ - Programmable peripheral Interface (PPI) or 8255.

① 8255 is a general purpose programmable device used for parallel data transfer.

② It has 24 I/O pins divided into three 8 bit ports.
(Port A, B, C)

Port C can be used as individual 4 bits named as PCupper & PClower.

③ There are 2 mode of operation.

(a) BSR mode (8 bit set/reset) :- It is used to set or reset the bits in port C.

(b) I/O mode :- This mode can be programmed by writing a control word into control register.

(b1) \Rightarrow Mode 0 \Rightarrow port A and B can be configured as simple 8-bit Input-output port ~~and~~ without hand-shaking.

Port C can be programmed separately as 4 bit Input-output port.

(b2) \Rightarrow Mode 1 \Rightarrow There are two groups each of 12 pins. Group A consists port A and port Cupper. Group B consists port B and port Clower.

Port A and B are used as 8-bit into the output port with 3 lines of port C for hand-shaking.


④ Mode (2) - Only port A can be used as bi-directional port. 5 lines of port C (PC3-PC7) are used for hand-shaking. port B is not used in this mode.

③ ④ It can be programmed under various conditions i.e. from $\$1000$ to $\$10000$.

⑤ It is compatible with all Intel microprocessors.

⑥ All pins of 8255 have 2.5 mA DC driving current.

40 Pin diagram:



$\left\{ \begin{array}{l} \text{PORT A} \Rightarrow \text{PA}_0 - \text{PA}_7 \quad (8 \text{ pins}) \\ \text{PORT B} \Rightarrow \text{PB}_0 - \text{PB}_7 \quad (8 \text{ pins}) \\ \text{PORT C} \Rightarrow \text{PC}_0 - \text{PC}_7 \quad (8 \text{ pins}) \end{array} \right.$
 Databus $\Rightarrow \text{D}_0 - \text{D}_7 \quad (8 \text{ pins})$

Power supply $\Rightarrow +5\text{V} \quad (V_{CC} \ \& \ Gnd)$

Reset

Control signals $\Rightarrow \overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{CS}}, \text{A}_1, \text{A}_0$
 chip select signal

\Rightarrow Reset \div This pin is used to reset the 8255 by connecting it to the reset out pin of the microprocessor. When active the content of control word register are cleared and all ports behave as input port.

A_1	A_0	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{CS}}$	operation.
0	0	0	1	0	Port A to databus
0	1	0	1	0	Port B to databus
1	0	0	1	0	Port C to databus
1	1	0	1	0	Invalid.
0	0	1	0	0	Data bus to port A
0	1	1	0	0	" " " " B
1	0	1	0	0	" " " " C
1	1	1	0	0	" " " Control register.