
- The 8259A is a programmable indexupt controller designed to work with Intel nicroprocessors 8085, 8086 and 8088.
- · The 8259 A ûnterrupt controller can
- (1) Manage eight interrupts according to the instructions Whitlen into its control registers.
- This is equivalent to providing eight intercupts request pins on the processor in place of one INTR (8085) pin.
- (2) vector an interrupt request anywhere in the memory Map. Since, all eight interrupts are spaced at the interval of either four or eight locations.
- This eliminates the major drawback of the 8085 intercuption in which all intercupts are vectored to memory location on page 00 H.
- (3) Resolve eight level of intercupts priorities in a variety of mode, such as fully wested mode, automatic rotation mode, and specific estation mode.
- (4) Mask each intercept request individually.
- (5) Read the status of pending intercupts, in-service

- ûntereupt and masked ûntereupts.
- (6) Be set up to accept either the level teiggered or the edge teiggered interrupt request.
- F) be expanded to 64 priority levels by cascading additional 8259 As
- B) Bet 8et up do work with either the 2025
  Microprocessor mode or the 8086 | 8088 microprocessor
  Mode.

## # Block Diagram of 8259A:-

- The internal block diagram of 8259 include eight blocks: control logic, read | write logic, data bus buffer, there registers (IRR, ISR and IMR), priority resolver and cascade buffer.
- · Read / Write Logic
  - -> This is typical read / write control logic.
- → When the address line Ao is at logic O, the conteoller is selected to write a command or read a status.
- → The chip select logic and Ao determine the port address of the controller.



## · Cascade Buffer This block is used to expand the number of interrupt levels by cascading two or more 8259 A

- · Control Regic
- This block has two pins: INT (Intercept) as an output and INTA (Indecempt Acknowledge) as an input.
- The INT is connected to the interrupt pin of the MPU. Whenever a valid interrupt is asserted, this signal goes high.
- → The INTA is the interrupt acknowledge signal from the MPU.
- · Intercept Register and Priority Resolver
- → The Intercupt request register (IRR) has eight input lines (IRO-IR4) for intercupts. When these lines are high, the request are stored in the register.
- → The in-service register (ISR) stores all the levels that are currently being serviced
- → The Intercept Mask Register (IMR) stones the masking bits of the Intercept lines to be masked.
- The Priority Resolver (PR) examines these three registers and determines whether INT should be sent to the MPV.

CS -1 WR -2 RD -3 D1 -4		28 - VCC 27 - A0 26 - INTA 25 - IR7
06 -5 05 -6 04 -7 03 -8	8259 A	24- 1R6 23- 1R5 22- 1R4 21- 1R3
D <sub>1</sub> -10 D <sub>0</sub> -11		20- 1R2 19- 1R1 18- 1R0
CASO -12 CASI -13 GND -14		17 INT 16 SPIEN 15 CAS2