CALONE TETEL

8086

Basic features

Denditemente

Pin diagram

Directing

* Baric features ?

1 It is a 16 bit milliophoessor implemented in n-channel depleation mode. H-mos technology (High & peed - metal oxide semi-and)

- 1) It is available in 40 pro Ic package.
- It has 16 bit ALU, 16 bit internal registors and Instructions are designed to operate on 16 bit dater.
- (9) It has 20 bit address bus that lan alless 50 mondry polation = 1 MB
- (5) It can generate 26 6it I/o address
- (B) It has 14-16 list cleans form


- not (It supposets the concept of memory segmentation.
- dudy cycle.


 8086 35 MHz

 8086-2-38 MHz

8086-1 -> 10 mHz


- Et openates in two modes that is minimum and maximum mode is used for small system while maximum mode is used for for large 845tem. that is multiprocursor.
- in the rultiplexol mode.
- DIT fetches 6 instruction perfection memory and stones in quine to inchease the speed of the procession. That it uses pipelining concept.
- (2) It has bowerful instruction set with multiplication and division. It also has different addressing mode like implicit, direct, inducet, ueglater, much the index & base register, indirect through the sum of base, megister index and undative field.





- D Bx is used for offset storage for generating physical addressing unde.
- 1) Cx is used for default counter in case of loop and string instructions.
- O For Selection of 4 segment neglistour, the 16 bit address are previded by the BIV and used for holding the upper 16-bits of starting address also known as base address on segment address on segment address

CS - J IP , SS - SP OU DI



1 hen

D Execution Unit:

O BIVIT Jen.

D It generates the physical address of the recurrency on input output fout.

3 Ini

1

3

- DI It fetches the Instruction from the
- 3 It enead / weite the data from / to the
- Instruction by the queue.
- 1 It provide address enclocation facility.


(2) Execution Unit =

Detention of the two cenous

do j'es épenation on tre 16 bit data.

under operation de coder is used to decide that

The technology



overflow frag: Word to detect the condition of weylow.

This frag is used to detect the condition of weylow.

It is board I (set). When their is a covery ms B


and no carry out of MSB-

Direction flag: It is used in the buolening of.
Stuing instruction. If nother I thing is buolen from
lower address to higher a debress there it is
next (0) & via-versa.

Interrupt flag = If the markable Interrupt is subgnized by the puro lesson then it is set(1) other vice reset

y Trap flay;

This flag to detecting and connecting the Error through Single stepping, method. It its value is I then purchasion will display the content of megistor at memory variables after the execution of each instruction.



BHE 157 L> BUS HIGH ENABLE

BHF is resed to enable the data onto High data line (D8 - D1J)

BHE AO Action

Action

Action

Action

Action

Odd bijk

Oun bijk

No Action

) MN/MX = 0 -> Maximum
1 -> MInimum

) RD = It is an active low signle, and wed for head openation.

DT/R = This signal is used to control the direction of data flow.

1 -> Date is treams arithing.

) DEN & Data enable) = It is used to enable external

date buses

Test: # is an active low-signal used with weith you the one of o, the execution confined otherwise the fuo cersor menery in ideal state.

The arrest activity and Hays bit becomes revo. The content of CS- -> FFFF and the content of Ds, SS, IP, FS -> Zooleb.

to do the dosta thansfer with I/o ollivice or memory, It is an acknowledgement I ignal from the 340 device on memory,

LOCK - It is an active low signal. Let indicates that
the others system can not take the control of typ to
Durcs.

52	5,	Se	Action
D	- · · · · · · · · · · · · · · · · · · ·	0	Interrupt acknowledge
b	0	1	I lo weed
0	1	0	= lo wuite
0	1	1	Halt
1	0	0	opcode fetch
1	0	1	w/m wead
,	1	0	ou/n white
1			ndo In active.

(huiority) Tequest. brount : semal used to take control of buses from the knowsor (4) puece status: ouene status. 050 No operation. first byte Eapty onene subsequent byte. DNMI -> Non austrable gnterrupt. You cannot elisable It (Level tryggued) INTE & wevel tengsened (Can be Wable) # heneuation of 20 bit physical Adduers: 16 bit address into segment top ley. Le snift it to left side by 4-bit. -> Add the Content of Index our base engister. with it to get pursied address. (S-1234 : 8 I P = 5678 Shifted (S = 12340 P.A-ST 17988

A large size of memory that is INB in 8086. Com 1 clivided into small arenews Du segments each of syt It is known as aremany sogmentation. Each seyment in specified by a regment megastore. That gives, base on stanting address. Advantages DIt perovides menory unlocation. 3 Ir Enchowing Combe account by wring 16 bit sugester eng through the size is of IME. 3) other segment Can also be used in the case by hungy I is of more than by kB. + iddulring ander + (1) Immediate & register 3 Register Indivent (5) Relative Based (6) Base Juderes Direct Relative Based Indexed. (7 Relative Bosed ? Base a dobress. DisPlacement

The effective address 18 the summotion of 60 base address given by base enegister and diplacement. MOVAX, [SI] + Displacement. 1337146 Base Indexed address Indexed Index adduess Pelative Baje andexed ? Baseaddren negister End ex. address Displa Ument

Trace Delay & counter in 8085; Time obling = no. of Tostates & clock bereiod. # Using a one Register 11 Counter ff TO WVIC, FF 4T - loop DCRC July - 1 MHZ. 107 2 JNZ 100P Total word T-states = 7T+25t (107947) Truc delay = 77 + 255(107+4+) x 145. # Using a register pair =

Time delay = No. of TE startes × clock heriop.

Lx TH, Lount (12.34) — 10T

doop P(XH — 6T.

wood to (No V A, L — 4.T

set come or A. H

JN7 Loop — 10 f

Time delay = 1/10-6 (10+24 y count i'n descind with proposed with the descind with 0.5 use, use with the count of the set up a 1 millisecond detapolelay duplay each count at on of the output

pount. unverse accord = down comb MVIB, 00 next DCR D . MVIC, count -> 10 T J=> 100 p loop DCRC JWZ 100 P mor AIB out pour - 10 T JMP next Time delay in loop TL = [14x 6-5 Mx (aunt)] Time delay, in butterloop ToL = 35 x0.54. Total delay Fa = TL + TOL IMS= 7 Msec (count) + 17-5 Msr 1000 MS = 7 MSec + 17.5 MSec lount = (1000-17-5) Court # 140. 3-57 I wap to count from 0 to 2 to 1 to see delay. Use

HI learn for a displace each court of blockenos bequency lands.

SHUT stant MVIB,00 -7 mov AIB - 4 diplay out paul - 10 (XIH, COUNT - 10 LOOP DIX H - 6 MOV AIH - Y ORAL - 4 IN7 100P - 10 INR B - Y mor AIB - 4 (PI OA -77 JNZ · cliplay = 10 0 77 Stant 186 = 18 PX I M Sect (24x Court 80) X IMsec. 10 m= 45. Msect 24 lout usec Laut = 1000,000 - 45 = 41665

- 7 Puroguammable pheirphered Interface (PPI) or
- D 8255 is a general purpose pur grammable device used for parallel data turns for.
- (Paut A, B, C)

Part C can be used as individual 4 bits named as Pcapper & Pchower.

- 3 There are 2 mode of of evention.
 - a) BSR mode (8 bit set muset): It is used to bet one meret the bits in part c.
 - (b) I lo mode: This mode can be purpuammed by whiting a control word into control ungrister,
 - (61) => mode o :> powt A and B can be configured as simple 8-bit Input-output point and with out hand-shaking: p.

pount c can be purequammed seperately as 4 bit Input - surport pount.

(Normal A Consists pout A and pourt Cupper Group

B consists pour B and pourt Cower.

point A and B one used as 5-bit into the supply point within 3 lines of point (for hand-shating.

directional point. 5 lines of point ((P(3-P(7)))
are used for land-shaking point B is not used in their mode

(3) (9) It can be purguammed under various Londition he from Flarple I lo to Interrupt I lo.

1) It is compatible with all Intel willoproccom

@ vall pins of 9255 have 2.5 m Amp DC duiving luveut.

modelic .

(

40 Pin diagra	PALES PAJ-1 PALES PAJ-1 PAG-4 RD-1 CJ-6	40 7964 30 7 PAY- 31 Reset 34 + 0.
	4nd - 7 A1 - 8 A0 - 9	33 + D1 32 D2 31 P3 30 D4 29 DF
	PCuper PCs 12	27 TPB7 24 TPB7 24 TPB7 23 TPB7 23 TPB9
	P(10We) P(2 - 16 POPTB PB: -18 POPTB PB: -10 POPTB	20 TPB3

midical delate botton PORT A > PAO - PAZ (8 pino) PORT B => PBO - PBT (8 pm) PORT C => P(0-PC+ (8 pm)) Databus => Do-D7 (8 pins) Power supply => 45V (Vcc & and) Peset Control Signal => RD, WE, W. A. IA. chip select signal =) Ruet = This pin is used to must the 8255 by

connecting it to the ment out pin of the michouse When active the content of control would engister and cleaned and all ports behave as input point. o penation. A, Ao CS RD WR Pout A to data bus 0 pout B to data bus 0 9 0 parent 1 to u y 0 Invalid. 0 Data bus to port A 0 n num3 n nm 4 C 0 n n n control D O

wellster.