

4:1 MUX

```
`timescale 1ns / 1ps
```

```
////////////////////////////////////////////////////////////////
```

```
// Company:
```

```
// Engineer:
```

```
//
```

```
// Create Date: 21.05.2024 21:57:16
```

```
// Design Name:
```

```
// Module Name: mux
```

```
// Project Name:
```

```
// Target Devices:
```

```
// Tool Versions:
```

```
// Description:
```

```
//
```

```
// Dependencies:
```

```
//
```

```
// Revision:
```

```
// Revision 0.01 - File Created
```

```
// Additional Comments:
```

```
//
```

```
////////////////////////////////////////////////////////////////
```

```
module mux(i0,i1,i2,i3,s0,s1,y);
```

```
    input i0,i1,i2,i3;
```

```
    input s0,s1;
```

```
    output y;
```

```
    assign y = (~s1 & ~s0 & i0) | (~s1 & s0 & i1) | (s1 & ~s0 & i2) | (s1 & s0 & i3);
```

endmodule