

Academic Task Number: 02 Course Code: CSE539

Date of allotment: 12.10.2023 Course Title: Advanced Computer Architecture

Date of submission: 19.10.2023 Maximum Marks: 30M

Academic Task Type: Objective Section: K20MT

Q. No.	Question Statement	Course Outcome	Bloom's level	Marks per Question
1	Magnetic disk is an example of a. Offline Storage b. Offset Storage c. Online Storage d. None of the mentioned	CO3	L3: Apply	1
2	The speed of memory is slower than CPU times a. 1000 times b. 10 times c. 100 times d. 10,000 times	CO3	L3: Apply	1
3	Caches are built out of a. Static Ram b. Dynamic RAM c. PROM d. EEPROM	CO3	L3: Apply	1
4	Round-trip time from the CPU to the ith level memory is known as: a. Execution Time b. Access Time c. Slot Time d. None of the mentioned	CO3	L3: Apply	1
5	The data exchange between the CPU and cache is performed in term of a. Words b. bits c. bytes d. None of the mentioned	CO3	L3: Apply	1
6	Identify among the following that represents temporal locality a. Structures b. Loops	CO3	L3: Apply	1

		l l		
c. arrays				
d. None of the				
	se of CPU is to generate type			
of address				
a. Virtual		CO3	L3:	1
b. Login			Apply	
c. Physical				
d. None of the	mentioned			
The basic abbre	viation of MMU is			
a. Memory m	anagement unit		L3:	
8 b. Main memo	ry unit	CO3	Apply	1
c. Main manag	gement unit		Apply	
d. None of the	mentioned			
Determine amo	ng the following that presents spatial			
locality				
9 a. Loops		CO3	L3:	1
b. Structures		CO3	Apply	1
c. Arrays				
d. None of the	mentioned			
Identify among	g the following policies, Belady's			
anomaly occurs				
a. NRU		CO3	L3:	1
b. LFU		CO3	Apply	1
c. FIFO				
d. None of the	mentioned			
The central arbi	tration scheme is also known as			
a. Daisy Chair	ı		1.2	
11 b. Independent	requests and grants	CO3	L3:	1
c. Distribution	Arbitration		Apply	
d. None of the	mentioned			
If the cache size	is increased in the system then the hit			
ratio will	_			
a. Decrease		CO2	L3:	1
b. Increase		CO3	Apply	1
c. Reamins und	hanged			
d. None of the	-			
13 A word size is	expressed in bytes. The common word	CO3	L3:	1
sizes are:	-	COS	Apply	1

	a. 8, 16, and 32 bits			
	b. 64 bits			
	c. 256 bits			
	d. 4, 8, and 16 bits			
14	The transformation of data from main memory into the cache memory is known as			
	a. Direct mapping	CO3	L3:	1
	b. Associative mapping		Apply	
	c. Mapping process			
	d. None of the mentioned			
	The transformation of data from secondary memory to main memory is called as:		L3: Apply	1
15	a. Mapping process	CO3		
	b. Associative mapping			
	c. Direct mapping			
	d. Paging process			
	The effective bandwidth of each PEs is:			
16	a. Inversely proportional to the number of PEs fighting for the busb. Directly proportional to the number of PEs	CO4	L2: Understand	1
	fighting for the bus		Chacistana	
	c. Both a and b			
	d. None of the mentioned			
	Identify the type of parallelism that is implemented by pipelining	CO4	L2: Understand	1
17	a. Temporal Parallelism			
1 /	b. Spatial Parallelism			
	c. Data Parallelism			
	d. None of the mentioned			
	Scalar Pipelines are under the control of	CO4	L2: Understand	1
	a. Hardware Control			
18	b. Spatial Control			
	c. None of the mentioned			
	d. Software Control			
	Identify the definition of Forbidden Latency			
19	a. distance between any two checkmarks in the same column of the reservation table	CO4	L2: Understand	1
	b. distance between all the check marks			

	c. Distance between any two checkmarks in the same row of the reservation table d. None of the mentioned			
20	The values of the latency must always be a. Negative	CO4	L2: Understand	1
	b. Positivec. Both Positive and Negatived. None of the mentioned			
21	The utilization pattern of successive stages in the pipelines is specified by a. Reservation table b. Reserved table c. None of the mentioned d. both space time diagram and reservation table	CO4	L2: Understand	1
22	The abbreviation of CPA is a. Carry Propagation Adder b. Carry Power Adder c. Carry Proportional Adder d. none of the mentioned	CO4	L2: Understand	1
23	The average latency of a constant cycle is a. Constant b. Always less than latency c. Latency itself d. None of the mentioned	CO4	L2: Understand	1
24	The abbreviation of CSA is given as a. Carry Save Adder b. Carry Storage Adder c. Carry Simple Adder d. None of the mentioned	CO4	L2: Understand	1
25	Identify the algorithm that acts a better choice for pipelining a. Merge Sort algorithm b. Hash algorithm c. Hash algorithm d. None of the mentioned	CO4	L2: Understand	1
26	A technique in which the output of one pipeline is directly released into another pipeline is called a. Chaining	CO4	L2: Understand	1

	b. Scatter			
	c. Intelligent compiler			
	d. None of the mentioned			
27	The process of shifting computations from run time to the compile time is called	CO4	L2: Understand	1
	a. Code Motion			
21	b. Reordering			
	c. None of the mentioned			
	d. Constant folding			
	During Loop Scheduling, when the loop size is large the relative gain is	CO4	L2: Understand	1
28	a. Large			
20	b. Less			
	c. Both a and b			
	d. None of the mentioned			
	The clock period (T) is given as:	CO4	L2: Understand	1
	a. $T + T(m) - T(l)$			
29	b. $T + T(m) + T(l)$			
	c. $T + T(m) * T(l)$			
	d. None of the mentioned			
30	In general pipelines are classified as linear and non linear but the actual or real pipelines are	CO4	L2: Understand	1
	a. Linear			
	b. Non linear			
	c. Exponential			
	d. None of the mentioned			