

- This is tricky because precisely 60 Hz is impossible with our system; instead, think about the process and minimize the error. Many combinations of PSC and ARR values work—not just one!

To get 60hz, we need ARR value of about $(8000000/60)=133,333$

all pins that can have the timer 3 capture/compare channel 1 alternate function.

number that you would use to select it.

3. List your measured value of the timer UEV interrupt period from first experiment.

The measured value from experiment 1 is 4Hz




The Duty cycle increases as CCR1 value increases

mode 2.

The Duty cycle decreases as CCR1 value increases

6. Include at least one logic analyzer screenshot of a PWM capture.



7. What PWM mode is shown in figure 3.6 of the lab manual (PWM mode 1 or 2)?
It is PWM mode 2.

Edge-Aligned PWM




Figure 3.6: Edge-aligned PWM mode and output pin state.