1] Explain functioning of JK flipflop and GR flipflop

Figk Dordona


It is an Enhancement obse FF, designed to overcome the inactorminate state problem

operat" mode

- Hold state when j=0, k=0, previous state
- ill Reset when J=0 \$ k=1
- conen J=19 K=0
- (Ohen J=1 3 K=1

Application
Counter
Register
Register
Fenory
Freq Division

SR



It is Basic Type of FF that stores single bit of data

operation mode

- Hold state conen sto, Reo
- 2) Reset when s=0 q p=1
- is set when o=1 4 RED
- 4) Invalid Cohen 5=1 & R=1

Basic memory storage Control circuit Debounce CK+

O] Difference bet FlipFlop and Latches

	FlipFlop	Latch
J	Flip Flops are bistable device, it has 2 stuble states, 0,1	Laten is also Bistable device States Represent as 0,1
2]	of talling edge of clock when it is changed	olp changes immediately wort input, it monitors ilp continuosly
3)	It is edge triggered device	It is level triggered device
4]	It is made up of gates and latches	It is made up of only gates
5)	Flipflops are 61000 alinkyan Capared to latches	latines are faster
6]	wase borses le covernued	less power is consumed
7]	Flipflops are clocked	Latches can be clockedos- clockless
<u>(8</u>	tatches can generate tauts or responsive to any fault on enable pin	flipflops are protected toward fault
9)	Types Jk, GR, D, T FF	JK, SR, D, T latches
19]	It takes more area	It takes less orea
训	FF are 64nchronaus	latches are asynchronou
اعا	Flip flop are more Robust	lotches are less Rebust than of
હ	latches are used for Temporal	Flip-Flops are used for parmonent data storage

3] Why are latches faster than flipflops

TTT TO BEET

Considering flipflop it's internal affectit has more lagge level or layers, thus delay are larger in ff that mean delays gat added.


- Also latches are transparent during half-cycle period a any input changes will reflect delay on olp side after combinational


on Rising or falling edges only

It Req twice narrowale as that of latch

to implement


SR Nand latch






4 Explain the use of if Flipflop iil Latches

- flipflops and latches are fundamental building blocks in Digital Electronics.
- They are used for storing and controlling the
 - They serve as memory element for holding data and enabling sequential logic operation
 - If provides Timing control and are used in complex sequential logic application like counters shift Registers, state nathine
 - latches are simpler and are used for basic data storage a control application
 - tliptiops ability to store and transfer data devices, processors





SR Nor Latch

Grated SR FF are sometime referred to as asyndronous because they can change their olp state immediately when their input change

Grated S-R FF are level-reneitive, meaning their olp can change as long as the enable signal is active It is different from edge - briggered ff.

when the enable signal is active, any changes in the 5 + R inputs will immediately aftert the olp This means the old presponds to the input as soon as they change, not waiting for a clack edge


The output can charge in direct response to input charges confle the grable signal is active, this behavior to asynchronous.

Example of Asynchronous Behaviour Grated SR FF consider a gated SRFF with enable - E, Tilp SIR

- * Enable Active (E=1) The ff is open to illo changes i] It sol + R=0, the olp a is set to)
 - If soo fr=1, the olp @ is set to o
 - iii) If S=0 & R=0, the olp a remain in current state
 - (1) IFS=1, R=1, the state is usually considered Invalled.

Enable Inactive : The FF igrose ilp changes, & olp remain unchanged.


6) Implement D-FF using Nand Gate



The edge triggered D flipflop has only one ilp terminal

The D ff may be obtained from 5-R ff by Inverting or putting inverter between the s and R terminal

Below Fig shows Logic symbol and Touth table



D CIK Q
O ↑ O
Ajinky more 07
↑ Reset

Ajinkya more

7] Design D-ff using 2:1 Mux

