

Update on Ara

14/12/2022
Matteo Perotti
Matheus Cavalcante

Professor Luca Benini Integrated Systems Laboratory ETH Zürich



Summary

Software

- Power Analysis Env
- SpyGlass Flow

Hardware (RTL + Backend)


- 8-lanes
- 16-lanes pipelined SLDU
- Barber-Pole
- New instructions

Fill benchmark pool
Benchmark report
Scale-up to 16 lanes
Bottleneck analysis
Improved verification



• 8 lanes

- Area
 - Die Area: ~1.75 mm2
 - Cell Area: ~1.30 mm2
 - +10% cell area w.r.t. Ara V1




ETH Zürich | 3 |



• 8 lanes


- Area
 - Die Area: ~1.75 mm2
 - Cell Area: ~1.30 mm2
 - +10% cell area w.r.t. Ara V1



ETH Zürich | 4 |

• 8 lanes


- Area
 - Die Area: ~1.75 mm2
 - Cell Area: ~1.30 mm2
 - +10% cell area w.r.t. Ara V1
- Frequency
 - SS Freq: 935 MHz
 - TT Freq: 1.3 GHz
 - +10% TT Freq w.r.t. Ara V1



ETH Zürich | 5 |




- 16 lanes (pipelined sldu)
 - Area
 - Die Area: ~4.34 mm2
 - Cell Area: ~3.02 mm2
 - +40% cell area w.r.t. Ara V1



ETH Zürich | 6 |




- 16 lanes (pipelined sldu)
 - Area
 - Die Area: ~4.34 mm2
 - Cell Area: ~3.02 mm2
 - +40% cell area w.r.t. Ara V1





- 16 lanes (pipelined sldu)
 - Area
 - Die Area: ~4.34 mm2
 - Cell Area: ~3.02 mm2
 - +40% cell area w.r.t. Ara V1
 - Frequency (ignoring in/out paths)
 - SS Freq: 720 MHz
 - TT Freq: 1 GHz
 - -4% TT Freq w.r.t. Ara V1



PRs - Compliance

New instructions

Mask

 vcpop, vfirst, vmsbf, vmsof, vmsif, viota, vid


Fixed-Point

vssra, vssrl, vnclip, vnclipu, vsmul, vaadd, vaaddu, vsadd, vsaddu, vssub, vssubu, vasub, vasubu

ETH Zürich | 9 |



PRs - Compliance





Further

- Software
 - Stall analysis
 - WAW / WAR profiling
- Hardware (RTL + Backend)
 - Compliance + Verification
 - Scale up to 16 lanes

Fill benchmark pool

Benchmark report

Scale-up to 16 lanes

Bottleneck analysis

Improved verification