

DFGC: DFG-Aware NoC Control Based on Time Stamp Prediction for Dataflow Architecture

Tianyu Liu^{†‡}, Wenming Li ^{†‡*}, Zhihua Fan ^{†‡}

† State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China Email: {liutianyu, liwenming, fanzhihua}@ict.ac.cn

‡ School of Computer Science and Technology, UCAS, Beijing, China

INTRODUCTION

- CGRA
- Over-serialization calls for hardware flexibility
- Dataflow Architecture
- Hardware & Software Co-Design:

Add acceptable hardware flexibility to reduce the burden of software scheduling.

- DFGC (<u>DFG</u>-aware NoC <u>Control</u>)
- DFGTE algorithm for rough prediction (TimeStamp)
- Dataflow control mechanism & modeling
- DFG-aware hardware design (PE & Router)




Figure: Architecture Comparison.¹




Figure: Key point in schedule.

¹ L. Liu et al., "A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications," ACM Comput. Surv., vol. 52, no. 6, p. 118:1-118:39, /, doi: 10.1145/3357375.

BACKGROUND





Figure: Scheduling on CGRA.

- CGRA design & schedule method
- Hardware/Software Co-Design
- Dataflow Architecture
- DFGC (DFG-aware NoC Control)

Our solution:

- 1. Effectively modeling and predicting on DFG (dataflow graph).
- 2. Optimizing hardware decisions via DFG-aware design.

DFGC DESIGN:






Figure: DFGC control mechanism diagram.

- dataflow dynamic firing
- Instance

```
Algorithm 1: DFG TimeStamp Extraction Algorithm
   Input: \mathcal{G} - DFG, \mathcal{P} - PE array, \mathcal{A} - mapping(\mathcal{G} \to \mathcal{P})
   Output: \mathcal{T} - TimeStamp of (\mathcal{A}, \mathcal{B} - blocks, \mathcal{P})
1 N \leftarrow \text{nodes}(\mathcal{G}), \mathcal{B} \leftarrow \text{Instance expansion}(N, \mathcal{G})
2 \mathcal{T} \leftarrow \text{null}, pCosts\leftarrow \text{null}
3 for block i \in sorted(\mathcal{B}, \mathcal{G}) do
       ranked costs \leftarrow null
       if i.children is not empty then
            for block c \in i.children do
                                                                      Block dependency
                cost \leftarrow calPathCost(c, \mathcal{B}, pCosts)
                ranked_costs.append(c, cost)

    Predict latency

            tp \leftarrow ranked\_costs.Sort
                                                                        (exec + routing)
            \mathcal{T} \leftarrow \mathcal{T} + \mathsf{tp}
                                   ⊳ merge duplicate item.
10
                                                                       Generate
11 Sort_Normalization(T)
12 return \mathcal{T}
                                                                       TimeStamp
13 Function calPathCost (block n, \mathcal{B}, pCosts)
       if n \in pCosts then

    Higher TimeStamp

            return pCosts[n]
15
                                                                       have higher priority
       if n.children is empty then
16
            pCosts[n] \leftarrow n.execLatency
17
            return n.execLatency
18
       mcost \leftarrow 0
19
        for block c \in n.children do
20
            cost \leftarrow calPathCost(c, \mathcal{B}, pCosts)
21
            mcost \leftarrow max(mcost, cost+transLatency(n,c))
22
       pCosts[n] \leftarrow n.execLatency + mcost
       return pCosts[n]
```

Figure: DFGTE Algorithm.

DFGC DESIGN: DFGC Control Scheme

- [compiler]
- DFG loop splitting, DFG mapping and TimeStamp prediction
- [hardware]
- BSC manage local block status.
- Block execution
- Message packeting & transmission
- Bypass on NoC under guide of TP
- Hardware-autonomous routing
- TP update




Figure: DFGC PE and NoC hardware design.

EVALUATION




Figure: Performance & Energy effic. versus LRPPU1.

Versus LRPPU:

- 1. Gmean 1.25x speedup and in convx of ResNet-18,50. (up to 1.51x)
- 2. DFG edge latency reduction of 1.42x and 1.45x
- 3. Energy effic. Improve 1.33x and 1.35x.




Figure: Performance and energy improvement.

Reach gmean energy efficiency of 189 GFLOPS/W in small-scale GEMM, FFT, and MV computations.

Versus GPU&DSP:

5.9x V100, 4.2x Jetson,
 8.9x DSP (energy effic.)

Versus CGRA:

 1.8x HyCube, 2x REVEL (energy effic.)




Figure: Energy effic. compared to GPU and DSP.

¹ X. Wu, et al., "LRP: Predictive output activation based on SVD approach for CNN s acceleration," in DATE, 2022.

CONCLUSION

- The significance of hardware/software co-design
- DFGC fills the gap between software mapping and hardware scheduling on high flexible architectures such as dataflow.
- The possibility of using actual data transmission condition statistics on PE array to guide the formation of optimal mapping solutions.

Q&A