

## Logic:-

\* Convert  $625_{10}$  to  $(\underline{\quad})_2$ .

• Using successive division.

$$625 = 5 \times 125 + \underline{113}$$

$$= 2^9 + 64 + \underline{49}$$

$$2^9 + 2^6 + 2^5 + 2^4 + 2^0$$

$\boxed{1000111001}$

→ Representing Signed magnitudes in binary:-

1. using MSB for sign

→ sign, mag bits should be treated differently  
overflow is difficult to detect.

0 has two notations.

Add<sup>n</sup> & Subtract<sup>n</sup> need different circuits.

• single bit adder:-

$$a, b \rightarrow S, C.$$

Full adder:-

$$a, b, c_{in} \rightarrow S, C.$$


full subtractor:-

→ ~~Subtract<sup>n</sup> & add<sup>n</sup> can be implemented by adding 2's complement of subtrahend to minuend.~~

$$10100101$$


→ ~~Subtraction is done in 2's complement form.~~

2. 1's complement:-



3. 2's complement:-

→ add 1 to 1's complement.  
to get 2's complement.  
 $2^n - (\text{true numbers})$ .



$$S - 7 \equiv S + (-7)$$

$$\equiv S + (2^n - 7)$$

add the decimal binary rep;

even for subtraction.  
Kool!

Logical Function :-

$n$  inputs  $\rightarrow 2^n$  domain elements  
 $2$  co-domain elements  
 $\rightarrow 2^{2^n}$  possible  $n$ -input functions overall.

Implementation :-

1) using Switches :-



AND.




OR.

NOTE: we use switches;

such that

logic 1 is open  
0 is closed.




switch technology has improved a lot:-

- relays
- vacuum tubes
- Bipolar transistors
- FETs (1970-)
- ICs. (1980-)

\* MOSFET NOT GATE:-

As bed variable,



N MOSFET!

in PMOSFET:

$A = 1, \bar{A} = 0$


$A = 0, \bar{A} = 1$

Solution:-  
Complementary MOS design proposed by

Paper:-

"Nanowatt logic using FET".  
Feb 29, 1963

## Modern NOT Gate.



NANOWATT LOGIC.

generation 4 & 5 logic

2nd generation is CMOS 2.5V

3rd generation is CMOS 1.8V

4th generation is CMOS 1.5V


5th generation

0.9V CMOS

## 1) enabling function:-

when  $en=0$ ; constant output (0, 1) = 0, 0000

use AND OR NOT



## 2) decoders:-

out put are minterms.

## 3) Encoders:-

$$A_3 = D_8 + D_9$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

outputs!

## 3) Selectors | mux | multiplexers.

$n$  selectors,  $2^n$  inputs, 1 output.

4 to less than 16

$$D = d_0 \cdot w_0$$

Built using (d + F) · P  
decoders + enablers + OR gate  
at end.

d decoder 1 to 4

decoder output, 0 = F = 1

## Optimisation:-

Area: # switches

Performance: (Delay) # switches in series

Power: # switches.

Testability: interconnect network.

security

intelligence



## The duality principle:-

$$\text{Dual } (f(x_1, x_2, \dots, x_n))^D = f(\bar{x}_1, \bar{x}_2, \dots, \bar{x}_n)$$

\* every ~~equation~~ equation  $(\cdot) = (\cdot)$   
also its dual holds.

$$a+0=a \quad | \quad a \cdot 1=1$$

$$a+\bar{a}=1 \quad | \quad a \cdot \bar{a}=0$$

$$A+B C = (A+B)(A+C)$$

seems not visible;

but... its simple distribution.

## Theorems:-

1. idempotency / invariant  $a+a=a, a \cdot a=a$ .

2. Null elements exist: ~~a+a~~  $a+0=0, a \cdot 1=1$ .

3. Involution  $\bar{\bar{a}}=a$ .

4. Absorption:-

$$a+ab=a$$

$$a \cdot (ab)=a$$

5. Adsortion:-

$$a+\bar{a}b=a b$$

$$a \cdot (\bar{a}+b)=ab$$

6. Uniting:-

$$a+\bar{a}=1 \quad ab+\bar{a}b=b$$

$$a \cdot \bar{a}=0 \quad (a+b) \cdot (a+\bar{b})=a$$

### 7. demorgan's :-

$$\overline{ab} = \overline{a} \cdot \overline{b}$$

$$\overline{ab} = \overline{a} + \overline{b}$$

Generalisation:-

$$\wedge \rightarrow \vee$$

$$\vee \rightarrow \wedge$$

$$a \rightarrow \overline{a}$$

$$0 \leftrightarrow 1.$$

$$F = \overline{x} \cdot y \cdot \overline{z} + x \cdot \overline{y} \cdot \overline{z}$$

$$\overline{F} = (x + \overline{y} + z)(\overline{x} + y + z)$$

### 8) consensus:-

$$ab + \overline{a}c + bc = ab + \overline{a}c \quad \text{like resolution.}$$

$$C (a+b) \cdot (\overline{a}+c) \cdot (b+c) = (a+b) \cdot (\overline{a}+c)$$

<sup>SH</sup>  
Lord!  
what is this!

### universal Operators:-

NAND, NOR.

SOP, POS  $\rightarrow \neg f(F)$

write in

NAND, NOR - v.


## Canonical form:-

- useful to put in a form, that allows for comparison for equality.

- Truthtable
- Sum of Minterms
- Product of Max terms
- BDD
- Reed muller expansion.

## BDD reduction rules:-

- 1) merge equivalent leaves
- 2) merge isomorphic nodes
- 3) Eliminate redundant tests



## \* Shanon's expansion.

$$f(x_0, x_1, \dots, x_n) = x_0 \cdot f_{x_0} + \bar{x}_0 \cdot f_{\bar{x}_0}$$

$$= x_0 f_{x_0} \oplus \bar{x}_0 f_{\bar{x}_0}$$

\*  $f_1 \oplus f_2$

(if roots are same)  $= \bar{x} (f_1|_{x=0} \oplus f_2|_{x=0}) + x (f_1|_{x=1} \oplus f_2|_{x=1})$

if root<sub>1</sub>  $\neq$  root<sub>2</sub>  $= \bar{x}_1 (f_1|_{x=0} \oplus f_2) + x_1 (f_1|_{x=1} \oplus f_2)$

## \* the davio decomp

$$= f_{\bar{x}} \oplus x(f_x \oplus f_{\bar{x}})$$

-ve davio:

$$= f_x \oplus \bar{x}(f_x \oplus \bar{f}_x)$$

don't distribute  $\oplus$  over anything!  
Wrong?

- And invert graphs.

- Checking Circuits

- DPLL.

## special functions:-

### 1) Dual of a function:-

> exchange  $\wedge$   $\vee$ .

> exchange 0 & 1.

Note that dual ( $F(x_1, x_2, \dots, x_n)$ ) =  $\overline{F(\bar{x}_1, \bar{x}_2, \dots, \bar{x}_n)}$ .

### 2) Self-Dual function:-

Dual ( $F$ ) =  $F$ .

i.e.  $F(\bar{x}_1, \bar{x}_2, \dots, \bar{x}_n) = \overline{F(x_1, x_2, \dots, x_n)}$ .

### 3) Totally symmetric function:-

under all renamings of inputs, function is same.

### 4) Partially symmetric

under all renamings of subset of inputs.

### 5) Symmetry Theorem:-

A function  $f(x_1, x_2, \dots, x_n)$  is totally symmetric iff

it can be specified by a list of integers

$A = \{a_1, a_2, \dots, a_m\}$ ;  $a_i \in [n]$  such that

$f=1$  iff exactly  $a_i$  of the  $n$  vars are 1.

( $\&$  others = 0).

Eg:

$$f = ab + bc + ca$$

$$A = \{2, 3\}$$

$$f = a \oplus b \oplus c \oplus d$$

$$A = \{1, 3\}$$

### 6) Unate function:-

if  $P$  occurs,  $\neg P$  doesn't appear & vice versa.

Positive unate: all occur as  $P$ .

Neg-unate: all occur as  $\neg P$ .

→ Reversible:-

one-one function!



$$f(x) = \bar{x} \vee \bar{v}$$

$$f(x,y) = xy + \bar{x}y$$

each output maps to unique input.


NOT:-

NAND:-



logic	1dr2inp		Ninp	
	cost	delay	cost	delay
NOT	2	1	-	-
NAND	4	2	$2N$	$N$
NOR	4	2	$2N$	$N$
AND	6	3	$2N+2$	$N+1$
OR	6	3	$2N+2$	$N+1$

NOT:-



→ Implicant or Cube:-

A set of literals ANDed together.

min-term → 0-implicant; 0-cube.

\* m-implicant → ( $n-m$ ) variables.

## K-MAPS:-

### prime implicants

An implicant; cannot be grown further.

### EPI - essential PI :-

- \* if among the min-terms of PI; atleast one min-term exists, such that its covered by this & only this PI.

### RPI - redundant PI :-

- \* if all its min-terms are covered by EPIs.

### SPI - selective PI :-

Neither of above two.

- Not essential
- NOT redundant

occur in pairs

### Finding MSOP :-

1. Find all PI.

2. Include all EPI.

3. Find the set of uncovered minterms (UCM).

4. Choose the largest PI from remaining SPI; for any one min-term.

5. Go to step 3.

Ex- of MSOP using 1 pair group method

→ Patrick's method

0	1	3	2
1	1	1	
4	5	7	6
B	S	R	S

the minterms are 0, 1, 3, 2, 4, 5, 7, 6.

$$0 = \alpha$$

$$1 = \alpha + \beta$$

$$5 = \beta + \gamma$$

$$6 = \gamma + \delta$$

$$7 = \delta + \epsilon$$

ABCD				
0	1	2	3	4
1	S	13	9	
3	7	15	11	
2	6	14	10	

Numbering!

$$\alpha \cdot (\alpha + \beta) - (\beta + \gamma) \cdot S(\gamma + \delta) = 1$$

$$\alpha = \gamma = 1$$

$$\text{one from } B\gamma = 1$$

S-variables: AB C D E?

$$A=0$$

B				
0	4	12	8	
1	S	13	9	
3	7	15	11	
2	6	14	10	

$$A=1$$


B				
1	1			

→ with don't care minterms, → POS required with minterms 0, 1, 3, 2, 4, 5, 7, 6.

→ min POS:-

↳ same grouping! write MAX terms!

## multiple output minimisation



A hand-drawn diagram consisting of a 3x3 grid of lines. Inside the grid, there are several numbers and symbols: a circled '1' at the top center, a circled '1' in the middle row, a circled '1' in the bottom row, and a circled '1' in the bottom-left corner. There are also some checkmarks and other small marks.

NOT  
optimal;  
but if we take  
then  
6 products are


→ Reed muller representation from Karnaugh map:-

$\text{XOR} \rightarrow \text{disjointsum}$ .

$a+b$ ;  $a \wedge b = 0$  then  $a+b = a \oplus b$ .

Now; choose Implicants ( need not PI):-

So they don't overlap.



$$= \bar{A}\bar{B} + C\bar{B}A + AB$$

all all are disjoint mutually!

$$= \overline{AB} \oplus \overline{ABC} \oplus \overline{AB}$$

$$= (1 \oplus a)(1 \oplus b) \oplus acc(1 \oplus b) \oplus ab$$

$$= 1 \oplus a \oplus b \oplus ab \oplus ca \oplus abc \oplus ab$$

$$= 1 \text{ a } b \cdot c \text{ a } abc.$$

→ Quine-McCluskey :- to optimize. (K-maps - can't handle max 6 variables!)

\* we need a scalable method.

! Handle 100s of variables.

\* This also uses; Uniting theorem. (as K-maps)

$$ab + ab = a$$

Step-1: Tabulate all the minterms; in increasing no. of true variables.

2. Conduct linear search to identify all prime implicants.

3. Tabulate PI's vs minterms to identify EPI's


4. Select min. no. of PI to cover the remaining minterms.

dirty, crude method.

QM Minimizer on the web:-

<http://quinemccluskey.com/>

## → Multi-level optimization:-



For a given function, multilevel circuits can have reduced gate cost, compared to two level circuits.

SOP, POS

\* we'll perform "transformations" to go from two-level to multilevel.

### 1) Factoring:-

- Algebraic : no axioms, specific to bools.

- Boolean : axioms specific to bools

### 2) Decomposition:-


\* But, cost effective solution, might not be optimal for performance.

Often, we face this tradeoff.

parallel computing  
will decrease delays,  
but increase costs  
& gates.

## Adders:-

- Half-adder
- Full-adder




Full-adder

## 1) 32 bit Ripple carry adder:-

if  $C_0 = 0 \rightarrow$  addition.

if  $C_0 = 1 \rightarrow$  Subtraction...



Hence, wait till  $C_1$  is generated

one-after-another.

### \* Delay $\propto [32 \times (\text{DelayFA})]$

we should think of better ways for handling carry.

\* for n bit ripple adder,

$$\text{delay} = 2 + 4(n-1) \quad O(n)$$


- \* - Good hierarchy
- Tiledable structures
- Small hardware.
- Slow! :C

## → Faster Addition:-

\* for big adders, carry chain is very long.

Separate the sum and carry part.

## Partial full adder:-



$$C_{\text{OUT}} = (A \cdot B) + (C \cdot \overline{(A \oplus B)})$$

$$C_{\text{OUT}} = G + P \cdot C_{\text{IN}}$$

"carry lookahead"

∴ at any Adder i;

$$P_i = a_i \oplus b_i$$

$$G_i = a_i \cdot b_i$$

$$C_{i+1} = G_i + P_i \cdot C_i$$

\* in RCA; each  $P_i, G_i, C_i$  is local to a cell.

\* in CLA; carry lookahead adder; we make them more global.

$$C_1 = G_0 + P_0 \cdot C_0$$


$$C_2 = G_1 + P_1 \cdot C_1$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

flattened the chain! (increases speed)

3 logic-level → but not 2-inp basic gates.

$$C_4 = G_8 + G_2 P_3 + G_4 \cdot P_3 P_2 + G_0 \cdot P_3 P_2 P_1 + C_0 \cdot P_3 P_2 P_1 P_0.$$



∴ for CLA; delay =  $8+2n$

∴ Better than RCA, but not "that" good.

Note: Above discussion;

delay(n-inp gate) dn for CMOS technology.


delay(n-inp gate) = constant for TTL technology.

∴ in TTL; time & no. of levels (BJT)

in circuit.

- \* CLA → very expensive in cost.
  - little efficient in performance - CMOS.
  - flattening the logic; needs more gates, but reduces delay.  
"parallel" computation.

### 3. carry select adder:-



delay will be  $\max(16\text{-RCA}, \text{MUX})$

delay = 16

delay will be that of 16-RCA + a mux.

$$D_{CSA} = D_{RCA} + D_{MUX}$$

### 4. carry lookahead development:-

complete lookahead  $\rightarrow O(n)$  CLA

no lookahead  $\rightarrow O(n)$  RCA

partial looking ahead  $\rightarrow O(\log n)$  delay

Kogge-Stone  
Brent-Kung...

No. of levels reduced to  $\log n$ .

Gates increased by  $\log n$  times. Parallel computation requires more gates now.

### → prefix computation

key architectures for carry computation

in a parallel manner.

Since one input ( $a_i$ ) will go to many gates.

1960: J-Sklansky

(carries propagate in parallel fashion)

1973: Kogge-Stone adder

1980: Landau-Fisher adder

1982: Brent-Kung

!

## Prefix addition:

Carry generation  $G(i:j)$

Accumulator of sum  $P(i:j)$  over a bunch of cells.  
Propagation  $P(i:j)$

### 1. Pre-processing:-

$$P_i, G_i \text{ as } P_i = a_i \oplus b_i$$

$$G_i = a_i \cdot b_i$$

(all 8 such processings,  
will happen in  
 $t=0$  to  $t=8$   
timelapse).

### 2. Prefix Computation:-

$$G[i:k] = G[i:j] + P_{[i:j]} \cdot G_{[j-1:k]}$$

$$P_{[i:k]} = P_{[i:j]} \cdot P_{[j-1:k]}$$

\* This step is where; we'll show our genius

- where we'll plan our "ARCHITECTURE!"
- where there is Scope to get better.

### 3. Post-processing:-

we'll have  $C_0 \rightarrow \text{input carry}$ .

$$\& C_{i+1} = G[i:0] + P_{[i:0]} \cdot C_0$$

$$S_i = P_i \oplus C_i$$


Hence, we need every  $C_i$  (in an indirect manner)

we need every  $G[i:0]$  &  $P_{[i:0]}$ :

→ Prefix Graphs: easier to "show" our architecture.

Basic components:-


processing component:-



$$g_{out} = g_{in_1} + P_{in_1}g_{in_2}$$

$$P_{out} = P_{in_1} \cdot P_{in_2}$$

Buffer component:-




$$g_{out} = g_{in}$$

$$P_{out} = P_{in}$$

See slides  
Lec-18.  
They are elaborate

\* RCA:




<See slide 16> → has elaborate explanation.

- GP generator (from a, b) pre processing
- GP cell (from  $g_{in_1}, P_{in_1}, g_{in_2}, P_{in_2}$ ) prefix computation
- Sum generator (from  $C_0, G_{in:0}, P_{in:0}$ ) post processing.

## Kogge-Stone Adder:-

All GPCells of same level  
are executed together.



\* The Kogge-Stone adder has

- 1) Low depth  $= \log_2 n$
- 2) High node count (more area & cost)
- 3) Max fan-outs = 2.  
(Splits at each level).

• Brunt-Kung:-

1) depth  $= 2 \cdot \log_2 n - 1$

< lookup the "architecture" in slides >

2) node count: moderate.

3) max fanouts = 2.

all  $(i:i)$  are generated!  
but all  $(j:j)$  are not!  
• only necessary  
ones are  
generated.

→ Multiplication:-


$$\begin{array}{r} 1000 \\ \times 1001 \\ \hline 1000 \end{array} \quad \begin{array}{l} 8_{10} \\ 9_{10} \end{array}$$

0 0 0 0 (0)  
0 0 0 0 (0) (0)  
1 0 0 0 0 (0) (0) (0)

→ each row is a partial product.  
don't exist...

100 1000  $\equiv 12_{10}$

\* Array multiplier: Carry forward:-



\* carry from  $k^{th}$  partial product; is added to  $(k+1)^{th}$  partial product

\* if we have 3 bits to be added;

we use FA. hahaha...

& we notice that, above;

we'll never

have more than 3 bits  
addition  
together.

ANYWHERE!

(carry-save  
addition)


## Basic building blocks:-

- Two input (and) gate :- for partial product terms.




$$P_{0i} = x_0 y_i$$

- Full adder... or rather 2-AND input to a FA!



## ARRAY MULTIPLIER:- <plz see slide 9 of lec 19A>. lol.



$\square \rightarrow FA$ :-

(done!)


in slide; the leftmost all carries are '0'. He didn't mention they are '0'. But I skipped them here!

## Sequential Circuits:-

→ Social adder:-

(An FSM & its STG)

Send the next one; after 10 units of time.  
delay(FA)



feed the  $c_{i+1}$ ; after 10 units time.


Same thing.

delay will be same as RCA;

but cost = 1 FA.

\* Party poppers  
\* Screams  
crazy!

\*



Storage unit  
clk. \*(DFlipFlop),  
\*(some example with two  
inverters...  
will be like

$$\text{clock period} = \frac{1}{\text{clock frequency}}$$

1GHz, 10GHz...

could be  
rising  
edge of  
a signal

\*


Here, existence of clock,  
is absolute!  
Storage

If we simply feed the  
output to input;  
then short circuit "ll  
occur


there won't be a  
"stable" state.

well; there "could" be;  
but very limited!  
useless, to  
develop  
circuit

Eg:



no stable values na!



one stable state is

$$c_i, c_o = 0$$

another is

$$c_i, c_o = 1$$

but never

$c_i \oplus c_o = 1$ .  
we might need this  
for our circuit.  
Hence use CLKs.


\* Output dependent on, not only current  
inputs, but also prev. inputs

temporal behaviour.

\* State: past behaviour memorized.

Here; carry is memorized.


### → State transition diagram:



nodes = state

edges = input/output.

(F, R, E, T, S)



### → The logic circuits

we'll have two logic requirements:-


Output logic: from inputs & pseudo inputs current state

Both are combinatorial

State transition logic: from inputs & current state

Storage elements: to store the current state.

$n$  unique states  $\rightarrow \log_2 n$  elements needed.



State	Inputs			
	00	01	10	11
0	0/0	0/1	0/1	1/0
1	0/1	1/0	1/0	1/1

State transition table.

New state / output.

Finite State Machines:-

$$M = (I, O, S, S_0, \delta, \lambda)$$

I = input symbols = {00, 01, 10, 11}

O = output symbols = {0, 1}

S = Set of States = {0, 1}

$S_0$  = initial state = {0}

$\delta : S \times I \rightarrow S$  State transition function.

$\lambda : S \times I \rightarrow O$  output function.

if more state storages;


use Kmaps or something

if more outputs;

build  $\delta, \lambda$

(your lab assignments)

Serial adder:-



clr: a flip flop? or something like

Do it with a switch; to set the storage value. this loop will sustain the signal.

\* hence



- > define states | we will note down the state using  $\log_2$  flipflops.
- > construct STG or STT.
- > # storage elements =  $\log_2 |\text{S}|$

\* > define encoding on states, inputs, outputs...

> compute  $s_i, \lambda_{ij}$  for all  $i, j$ ...

→ mealy-moore machine:


counter:-



Next, upcoming:-

- mealy-moore machine
- state minimisation.
- storage assignment
- verification

• vending machine:-  
(15 items)




→ can I synthesize this as a moore machine?

Yes, of course!

Whaa!....

S is  $S \times I \rightarrow S$  for moore too!



3 input values → 2 bits

7 states → 3 bits.

"dispense"!

output is function of state.


- Here moore has more states; bcoz mealy have have one state, multi-possible output.

but moore has


1 state → 1 output

like;

mealy:-




moore:-



different states.  
∴ output is function of state.

\* note that S can have I<sub>1</sub>, I<sub>0</sub> as inputs

I<sub>1</sub>, I<sub>0</sub> as inputs  
it shouldn't! in moore.



→ State minimization:-

x-successor:-

$s_i \xrightarrow{\text{seq } x} s_j$  then  $s_j$  is  $x$ -successor of  $s_i$ .

Strongly connected: if every two states are connected.

For every pair  $(s_i, s_j)$  there should be a seq  $x$  to go.

↳ Lemma 1

- \*  $s_i, s_j$  are distinguishable; only if there exists atleast one seq of machine  $M$

finite seq,

when applied to  $M_1$ ,

Causes different output,

Sequences.

depending whether  $s_i, s_j$  was

initial

state.

seq → distinguishing sequence

of  $(s_i, s_j)$

of len  $k' \rightarrow (s_i, s_j)$  are  $k'$ -distinguishable

if  $(s_i, s_j)$  are not  $k'$ -distinguishable] then

$k'$ -equivalent

no such

$k'$  length seq exists.

- \* Two states  $s_i, s_j$  are equivalent, if for every possible input seq,

output is same!

Output seq. not just last output!

- 1. States that are  $k$ -equivalent for  $K = n - 1$  are equivalent

↓  
no. of  
states

Property:

if  $s_i, s_j$  are equivalent;

their  $x$ -successors are also equivalent.

\* Hence; States of a FSA can be divided into equivalence classes.

1. Partition the states into subsets.

2. ~~Two states are~~ <sup>of equivalence</sup> if their output is same.

Two states are ~~equivalent~~ if their output is same.

are 2-equivalent if their 1-successors are

$\langle \text{img L23, p11} \rangle$ .

Q1.

PS	NS Z <del>x=0</del>	NS Z <del>x=1</del>
A	E, O	G, O
B	G, O	A, O
C	B, O	G, O
D	G, O	A, O
E	F, I	B, O
F	E, O	D, O
G	D, O	G, O

$$P_0 = \{A, B, C, D, E, F, G\}$$

$$P_1 = \{A, B, C, D, E, F, G\} \setminus \{E\}$$

$$P_2 = \{A, F\} \cup \{B, C, D, G\} \cup \{E\}$$

$P_3 = \{A, F\} \cup \{B, D, G\} \cup \{C, E\}$  if their 1-successors are

(AF) (BD) (GC) (E) 2-1 equivalent

$$P_4 \neq$$

$$P_5 \neq$$

"equivalence classes"

\* members of a K-equivalence class,


if members are having successors of same K-equivalence class;

then these members are

(k+1) equivalence

$x \xrightarrow{\text{minimisation}} x$


right place at right time  
correct state given at PDI



→ Storage :-

if we have S-states  $\rightarrow$  S flipflops  $\exists$  one HOT storage.  
Correctly!

Optimal  
 $\lceil \log_2 S \rceil$




$T = \text{longest path}$

between

PI/PPI & PO/PPO

we can have 2 kinds of clock




①



②

We use this




LATCH

stores when clk is HIGH (not just rising edge).

closed when  $clk=1$  } stores value  
open when  $clk=0$  } transparent!

then  $out = in$ .  
unless



this not an "instant",

this is an interval.

the storage "might" change more than once.

wrong results.

there are techniques  
to ensure such  
delays.

Storage will come back  
if time permits



in any paths

if delay in  
circuit  $> \frac{T}{2}$

then changed  
only once!  
then, no problem!

lets try to be sensitive to rising edge.



By cascading two latches.



in this way; for the complete cycle;  
output (or rather storage) is preserved;  
& change only at rising edge of  $DK$ .

(e.g. not at falling  
edge)

\* D-flipflop diagram:-




"this is THE only flip-flop being used in any practical circuit".


\* I wanna store multiple bits; not a single bit... like

use more


D-FFs for  
making a  
register.



D parallel-in parallel out



2) serial in - serial out



3) "pseudo random numbers".

<L24, Pg 10>

*After the first*

Applicazione della legge

W. D. B. 40 1/2


## Verification

FSM:

• State transition

• Storage

• PI



How to say; our FSM is correct.


i.e.

How to say

$$M_1 \subseteq M_2$$

our implementation

Specs.



combinational circuit :- BOARD;

SAT checking

sequential :-

- 1) represent each circuit as FSM.
- sequential

## Approach 1:- Reduction to combinational circuit

\* unroll over 'n' timeframes



Now, its combinational logic.

But!: unrolling will become large.

\* unroll both  $m_1, m_2$  as such & put XOR b/w corresponding output values.

& OR them.


OR must be 0;  
for equivalence

## Approach 2:- Based on isomorphism of STG.

\* two FSM  $M_1, M_2$  are equivalent, if their STG are isomorphic.


→ First perform state minimisation on each

→ check if STG ( $M_1$ ) & STG ( $M_2$ ) are isomorphic.



## Reachability based equivalence checking:-


### Approach-3:- Symbolic traversal based reachability analysis.



1. build product machine of  $M_1, M_2$ .
2. traverse State-space of product machine; starting from reset states  $s_0, s_1$ .
3. Test equivalence of outputs in each state.
4. Can use any state-space traversal technique.

## AT2 of Finite Automata with Input


• If forward search starts with  $S_0/S_1$  then it  
 → apply all possibly inputs → image of  $S_0/S_1$



$M_1 \rightarrow n_1$  states

$M_2 \rightarrow n_2$  states

both will give exactly same output.



→ steps for minimum matching

forward search for minimum matching

→ 1. Preprocess


→ 2. Make a list of states for boundary nodes

→ 3. Implement the forward search part you can add it

- \* Given two FSMs  $M_1(X, S_1, \delta_1, \lambda_1, O_1)$   
 $M_2(X, S_2, \delta_2, \lambda_2, O_2)$

create product FSM  $\Rightarrow M = M_1 \times M_2$ .

> traverse the States of  $M$  & check its  
 $(n_1 \times n_2)$  states output for each transition.



> if  $\text{output}(M) = 1 \rightarrow$  then same  $O_1 = O_2$

> if all outputs are 1, then  $M_1 \equiv M_2$

> otherwise, error state is reached.

> trace back, to show  $M_1 \neq M_2$

$$M(X, S, S^0, \delta, \lambda, O)$$

$$O = \{0, 1\}$$


$$S = S_1 \times S_2$$

$$\delta(S, x) : (S) \times X \rightarrow S$$



$$\text{output} : (S) \times X \rightarrow \{0, 1\}$$

$$\lambda(S, x) = \lambda_1(S_1, x) \oplus \lambda_2(S_2, x)$$

## Fsm traversal in action



$$S = (0.0)$$



(0) track back,  
error!

1.  $x = \{1110\}$  is distinguishing sequence.

exists  $x \in D$  s.t.  $x \neq y$

don't  
go, till you get new states!

\*Graphically okay. But how in machine?

Traverse the product machine  $M(X, S, \delta, \gamma, O)$

> initial state  $S_0$

> iteratively compute symbolic image  $\text{Img}(S_0, R)$

(set of next states) :-

$$\text{Img}(S_0, R) = \bigcup_x \exists_S S_0(S) \cdot R(X, S, x)$$

$$R = \prod_i (t_i \equiv \delta_i(S, x))$$

repeat until error state reached,

\*  $M$  doesn't have all  $N \times N^2$  states - we only have a set of reachable states.

say states are  
 → represent by boolean function ✓  
 $\begin{array}{cccc} \text{St1} & \text{St2} & \text{St3} & \text{St4} \\ 00 & 01 & 10 & 11 \end{array}$

∴ 2 boolean variables

$S_0, S_1$

{ $S_1$ } is reachable; represent by expression

$S_0 S_1$

reachable

$S_0$	$S_1$			
0	0	1	1	
0	1	1	1	
1	0	0	0	
1	1	0	1	

$\underbrace{S_0}_{\checkmark}$      $\underbrace{S_0 + S_0 S_1}_{\checkmark}$

use ROBDD to save

set of

whatever okay!     $\begin{array}{l} \text{reachable} \\ \text{states.} \end{array}$

as we traverse states; this new ROBDD will be very compact

showing the transition from ~~relation~~ to relation

Showing the transition function relation

$\gamma, S, t$   
input final state (symbolic).

relation!

~~Spontaneous~~ R- mutation frequency 20%

Now draw part of the diagram...

0	0	0	i	1	true
0	0	1		0	false
0	1	0		0	2nd
0	1	1		1	3rd
<hr/>					
1	0	0		0	
1	0	1		1	
<hr/>					
1	1	0	0	1	2
1	1	1	0	0	3

S, t are single bit here;

host can be bit

vector!

possible to avoid dead ends in my transitions.

~~10~~ ~~1000000~~ ~~1000000~~

\* Now  $C(S) \rightarrow$  set of states reachable

$$R(x, s, t) \circ C(s)$$

$$R(x, s, t) \circ C(s)$$

Boolean expressions. transitions possible from

卷之三

*Wright & Johnson*

• 1950A 2007

1900-1901



$\therefore f(x, s, t)$  is  $R(x, s, t) \circ C(s)$

We need to eliminate  $x_1$  &  $x_2$  to get  $\underline{f(t)}$

\* we'll use a new boolean operation: SetOp Image stuff.

$(\forall x \exists y) f(x, y)$  is existential abstraction

1. *W. C. Gossamer*

$$- \exists x_i^* f = f_{x_i^*} + f_{\overline{x_i^*}}$$

~~Dear Mr. and Mrs. Gray~~ Dear Mr. and Mrs. Gray... and get it!

∴ now abstract out  $x_i s$  from  $f(x_i s, t)$

Ques. 2. If we got  $f(t)$ , what?

~~Bald, ed. 3. - was left out~~

image sent.

## ∴ Procedure:-

$\rightarrow$  compute  $TF, R(s, x, t)$

→ compute conjunction of R and C

→ existentially abstract all  $S$  variables ( $S_0, S_1, S_2, \dots$ )

& all  $x$  variables ( $x_0, x_1, \dots$ )

we get  $\text{Img}(G)$ .

→  $I_{\min}(t)$  is the smallest function independent of  $S_X$

which contains all nippes off  $(x_1, \dots)$ .

Eq: 2 States possible; 2 inputs possible.  
 $\therefore S, t \rightarrow \{0, 1\}$

Example we are currently discussing for single machine

$x$ .

say  $S(s, x) = S \cdot x$

$$G_0 \xrightarrow{0} G_1 e^1$$

$0, 1$

now;  $R(s, x, t)$  is  $(t \leftrightarrow s \cdot x)$

$$t \cdot s \cdot x + \bar{t} \cdot \bar{s} \cdot \bar{x}$$

$$[R(s, x, t)] = t \cdot s \cdot x + \bar{t} \cdot \bar{s} + \bar{t} \cdot \bar{x}$$

encompasses all triples; valid...

if  $t = 0$  then  $s = x$

$$\therefore f(x, s, t) = R(x, s, t) \cdot C(s)$$

say initial is state 0

$$f(x, s, 0) \Rightarrow \bar{s}$$

$$= (t \cdot s \cdot x + \bar{t} \cdot \bar{s} + \bar{t} \cdot \bar{x}) \cdot \bar{s}$$

$$f(x, s, t) = \bar{t} \cdot \bar{s} + \bar{t} \cdot \bar{x} \cdot \bar{s} = \bar{t} \cdot \bar{s}$$

existential abstraction over  $x, s$

exists  $x, s$  such that  $f(x, s, t) = 1$

$$= f_{xs} + f_{\bar{x}s} + f_{x\bar{s}} + f_{\bar{x}\bar{s}}$$

$$\therefore f_s + f_{\bar{s}}$$

$$(f_s + f_{\bar{s}})(t \cdot 1 + t \cdot 0) = t \cdot 1 + t \cdot 0$$

$$f(t) = \underline{\underline{t}}$$

$\Rightarrow$  image state is  $0$


$\therefore f(0) = 1$  means image state is  $0$

$$f(0) = 1$$

$t = 0 \vee 1$  image state is  $0, 1$

Eg:

- 1) we store the states, using a boolean expression  
(ROBDD)
- 2) we encode the transition function, as a boolean expression  
(complete!) (ROBDD)
- 3) we find the images as a boolean function.
- 4) we do existential abstraction to find the set of image states
- 5) we disjunct this new states with old CCS to get all states.



The product function machine will have

States as  $S_3S_2S_1$

input as  $x_2x_1$

need to calculate just once.

Transition relation  $R(x, s, t)$  is  $(t_1 \Leftrightarrow S_1^1) \cdot (t_2 \Leftrightarrow S_2^2) \cdot (t_3 \Leftrightarrow S_3^2)$

E.g. initial state is 0.0 (or) 000.

The  $f(x, s, t) = R(x, s, t) \cdot CCS$

$f(x, s, t) = (t_1 \Leftrightarrow S_1^1) \cdot (t_2 \Leftrightarrow S_2^2) \cdot (t_3 \Leftrightarrow S_3^2) \cdot S_1^1 S_2^1 S_3^1$

Solve ahead; from this stage only.

Don't simplify here.

we'll do existential abstraction wrt S.

\* Only  $s_1 = 0 = s_2 = s_3$  is needed; Since all other are zero.  
!!

∴  $f(x, t) = (t_1 \Leftrightarrow x_1 x_2^1) (t_2 \Leftrightarrow 0) (t_3 \Leftrightarrow x_1 x_2^1)$

$$\exists_x f(x, t) = \sum_{x=00, 01, 10, 11} f(t)$$

$$= (t_1 \Leftrightarrow 1) (t_2 \Leftrightarrow 0) (t_3 \Leftrightarrow 1) + (t_1 \Leftrightarrow 0) (t_2 \Leftrightarrow 0) (t_3 \Leftrightarrow 0)$$

$$f(t) = t_1 \bar{t}_2 t_3 + \bar{t}_1 \bar{t}_2 \bar{t}_3$$

∴ image states are  $101, 000$

$$\begin{array}{r} 1.01 \\ 0.00 \\ = 1.1 \end{array}$$

$$= 0.0$$

we'll again  $C(S) = C(S) + f(t)$ .

& continue same!

until error state is reached!

"forward reachability!"

\* we need to keep checking whether  $\lambda_1(s_1, x) \oplus \lambda_2(s_2 s_3, x)$  is 1 anywhere.

everywhere we wrote boolean;  
but its ROBDD.

"extremely compact" - virendra singh sir.

Same can be applied for  
software verification.