

# **CS-226 Course Project**

*2020-Spring Semester*

*Department of Computer Science*

*Indian Institute of Technology, Bombay - Powai*

*Date : 21<sup>st</sup> May, 2021*

## ***Team:***

*Akash Reddy G 190050038*

*D Chandrasekhar 190050031*

*M Satwik 190050107*

*K Vishwanth 190050131*

# FSM States

# States:-

S<sub>0</sub>:  
 $PC \rightarrow mem\_addr$  |  $IR.wr$   
 $mem\_D \rightarrow IR$

S<sub>α</sub>:  
 $PC \rightarrow ALUa$  |  $PC.wr$   
 $+1 \rightarrow ALUb$   
 $ALUC \rightarrow PC$

S<sub>1</sub>:  
 $IR_{11-9} \rightarrow RF\_A1$  |  $t_1.wr$   
 $IR_{8-6} \rightarrow RF\_A2$  |  $t_2.wr$   
 $RF\_D1 \rightarrow t_1$  |  $t_3.wr$   
 $RF\_D2 \rightarrow t_2$   
 $\vec{O}_{16} \rightarrow t_3$

S<sub>2</sub>:  
 $t_1 \rightarrow ALUa$  |  $t_3.wr$   
 $t_2 \rightarrow ALUb$  |  $C.wr$   
 $ALUC \rightarrow t_3$  |  $Z.wr$

S<sub>2</sub><sup>1</sup>:  
 $t_1 \rightarrow ALUa$  |  $t_3.wr$   
 $t_2 \rightarrow ALUb$  |  $ALU.nand$   
 $ALUC \rightarrow t_3$  |  $Z.wr$

S<sub>3</sub><sup>1</sup>:  
 $t_3 \rightarrow RF\_D3$  |  $RF.wr$   
 $IR_{5-3} \rightarrow RF\_A3$

S<sub>4</sub>:  
 $t_1 \rightarrow ALUa$  |  $t_3.wr$   
 $SE(IR_{5-0}) \rightarrow ALUb$  |  $C.wr$   
 $ALUC \rightarrow t_3$  |  $Z.wr$

S<sub>5</sub>:  
 $t_3 \rightarrow RF\_D3$  |  $RF.wr$   
 $IR_{8-6} \rightarrow RF\_A3$

S<sub>6</sub>:  
 $Imm9e16(IR_{8-0}) \rightarrow RF\_D3$  |  $RF.wr$   
 $IR_{11-9} \rightarrow RF\_A3$

S<sub>7</sub>:  
 $t_2 \rightarrow ALUa$  |  $t_2.w$  (asynchronous)  
 $SE(IR_{5-0}) \rightarrow ALUb$   
 $ALUC \rightarrow t_2$  ] synchronous

S<sub>8</sub>:  
 $t_2 \rightarrow mem\_addr$  |  $t_3.wr$   
 $mem\_D \rightarrow t_3$

S<sub>9</sub>:  
 $t_2 \rightarrow mem\_addr$  |  $mem.wr$   
 $t_1 \rightarrow mem\_in$

S<sub>10</sub>:  
 $IR_{11-9} \rightarrow RF\_A3$  |  $RF.wr$   
 $t_3 \rightarrow RF\_D3$  |  $Z.wr$

S11:

$t_1 \rightarrow \text{mem\_addr} \quad | \quad t_2 \cdot \text{wr}$   
 $\text{mem\_D} \rightarrow t_2$

S12:

$t_2 \rightarrow \text{RF\_D3} \quad | \quad \text{RF.wr}$   
 $t_3 \xrightarrow{2-D} \text{RF\_A3} \quad | \quad t_3 \cdot \text{wr}$   
 $t_3 \rightarrow \text{ALUa}$   
 $t_1 \rightarrow \text{ALUb}$   
 $\text{ALUC} \rightarrow t_3$

S19:

$t_1 \rightarrow \text{ALUa} \quad | \quad t_1 \cdot \text{wr}$   
 $t_1 \rightarrow \text{ALUb}$   
 $\text{ALUC} \rightarrow t_1$

S13:

$t_3 \rightarrow \text{ALUa} \quad | \quad t_3 \cdot \text{wr}$   
 $t_1 \rightarrow \text{ALUb} \quad | \quad t_2 \cdot \text{wr}$   
 $\text{ALUC} \rightarrow t_3$   
 $t_3 \rightarrow \text{RF\_A1}$   
 $\text{RF\_D1} \rightarrow t_2$

S14:

$t_1 \rightarrow \text{ALUa} \quad | \quad t_1 \cdot \text{wr}$   
 $t_1 \rightarrow \text{ALUb} \quad | \quad \text{Mem.wr}$   
 $\text{ALUC} \rightarrow t_1$   
 $t_1 \rightarrow \text{mem\_addr}$   
 $t_2 \rightarrow \text{mem\_in}$

S15:

$\text{PC} \rightarrow \text{ALUa} \quad | \quad \text{PC.wr}$   
 $\text{SEQ}(\text{IR}_{8-0}) \rightarrow \text{ALUb}$   
 $\text{ALUC} \rightarrow \text{PC}$

S16:

$\text{IR}_{11-9} \rightarrow \text{RF\_A3} \quad | \quad \text{RF.wr}$   
 $\text{PC} \rightarrow \text{RF\_D3} \quad | \quad t_2 \cdot \text{wr}$   
 $\text{IR}_{8-6} \rightarrow \text{RF\_A2}$   
 $\text{RF\_D2} \rightarrow t_2$

S17:

$\text{PC} \rightarrow \text{ALUa}$   
 $\text{SEQ}(\text{IR}_{8-0}) \rightarrow \text{ALUb} \quad | \quad \text{PC.wr}$   
 $\text{ALUC} \rightarrow \text{PC}$


S18:

$t_2 \rightarrow \text{PC} \quad | \quad \text{PC.wr}$


# **Instruction- State Transition**

Instructions : State transitions:-


1) ADD:-



2) ADC :-



3) ADZ :-




4) ADI:-



5) NDU:-



6) NDC:-




7) NDZ :-



8) LHI:-




9) LW:-




10) SW:-




ii) LA:-



12) SA:-



13) BEQ:-



14) JAL:-




15) JLR:-



# FSM Diagram

## State diagram:-

These states have been implemented via binary encoding.



Total 22 states.

$S_\alpha, S_0 - S_{19}, S_{2'}$



# Control Signals

Column1	w1	w2	w3	w4	w5	w6	w7	m1	m12	m21	m20	m31	m30	m4	m51	m50	m61	m60	m71	m70	m8	m92	m91	m90	m101	m100	wc	wz	mz	alu_op
sa	1							0														0	1	1	0	1				
s0			1							0	1																			
s1					1	1	1							0			0	1	0	1	0									
s2					1												1	0				0	1	0	1	0	1	1		0
s2'					1												1	0				0	1	0	1	0	0	1		1
s3				1								1	0		1	1														
s4					1												1	0				0	0	1	1	0	1	1		
s5				1								0	1		1	1														
s6				1								0	0		0	1														
s7						1													1	0		0	0	1	1	1				
s8					1					0	0						0	0												
s9		1							0	0	0																			
s10				1								0	0		1	1											1	1	1	
s11						1				1	1								1	1										
s12				1	1							1	1		1	0	1	0				0	1	1	0	0				
s13					1	1								1			1	0	0	0		0	1	1	0	0				
s14		1					1		1	1	1										1	0	1	1	1	0				
s15	1							0														0	0	0	0	1				
s16				1		1						0	0		0	0			0	1										
s17	1							0														0	0	1	0	1				
s18	1							1																						
s19							1														1	0	1	1	1	0				

w = 1 means active/enable write.

default w is 0 (disabled)


In w's coloum, empty implies 0

m's are mux selectors

In m's column, empty implies don't care.

# **RTL circuit**

RTL of IITB-proc:-



RTL:

