



# Schematic to GDSII of SRAM Array

#### Supervised by:

Santosh Kumar Vishvakarma
Professor
Dept. of Electrical Engineering IIT
Indore

#### Presented by:

Akash Sankhe
MS Research Scholar
Roll No.: 2304102003
Dept. of Electrical Engineering
IIT Indore

# Design of 6T SRAM With Peripheral Circuitry Using Cadence Virtuoso (SCL 180nm)




Fig. (a) 6T SRAM circuit (b) Simulation of Write Operation (c) Simulation of Read Operation

Precharge:




Fig. (a) Precharge circuit (b) Simulation of precharge operation

#### • 2:1 Multiplexer:




Fig. (a) 2:1 Multiplexer circuit (b) Simulation of multiplexing operation

Voltage Mode Sense Amplifier (VMSA):




Fig. (a) VMSA circuit (b) Simulation of sensing operation

Write Driver:




Fig. (a) Write driver circuit (b) Simulation of write driver operation

Decoder:






Fig. (a) Decoder circuit (b) Simulation of decoding operation

# 2x2 SRAM Memory Array (SCL 180nm)





### 8x8 SRAM Memory Array

#### 8x8 SRAM Memory:




Fig. Schematic of 8x8 SRAM Memory

## I/O Padding, Dummy Insertion and GDSII File Generation (SCL 180nm)

