


## 5. Combination Circuit

**Q.1** The Boolean function realized by the logic circuit shown is


[GATE 2010, IIT Guwahati]



- (A)  $F = \sum m(0, 1, 3, 5, 9, 10, 14)$  (B)  $F = \sum m(2, 3, 5, 7, 8, 12, 13)$   
 (C)  $F = \sum m(1, 2, 4, 5, 11, 14, 15)$  (D)  $F = \sum m(2, 3, 5, 7, 8, 9, 12)$

**Q.2** The output  $F$  of the multiplexer circuit shown below expressed in terms of the input  $P$ ,  $Q$  and  $R$  is


[GATE 2008, IISc Bangalore]



- (A)  $F = P \oplus Q \oplus R$  (B)  $F = PQ + QR + RP$  (C)  $F = (P \oplus Q)R$  (D)  $F = (P \oplus Q)\bar{R}$


**Q.3** An 8 to 1 multiplexer is used to implement a logical function  $Y$  as shown in the figure. The output  $Y$  is given by

[GATE 2014, IIT Kharagpur]



- (A)  $Y = A\bar{B}C + A\bar{C}D$  (B)  $Y = \bar{A}BC + A\bar{B}D$  (C)  $Y = ABC + \bar{A}CD$  (D)  $Y = \bar{A}\bar{B}C + A\bar{B}C$

- Q.4** Consider the circuit shown below. The output of a 2:1 Mux is given by the function  $(ac' + bc)$ .




Which of the following is true?

[GATE 2001, IIT Kanpur]

- (A)  $f = x1' + x2$  (B)  $f = x1'x2 + x1x2'$  (C)  $f = x1x2 + x1'x2'$  (D)  $f = x1 + x2'$

- Q.5** Consider the following multiplexer where  $I_0, I_1, I_2, I_3$ , are four data input lines selected by two address line combinations  $A_1 A_0 = 00, 01, 10, 11$  respectively and  $f$  is the output of the multiplexer (or). EN is the Enable input.

[GATE 2002, IISc Bangalore]




The function  $f(x, y, z)$  implemented by the above circuit is

- (A)  $xyz$  (B)  $xy + z$  (C)  $x + y$  (D) None of the above


- Q.6** For the circuit shown in the figure, the delays of NOR gates, multiplexers and inverters are 2 ns, 1.5 ns and 1 ns, respectively. If all the inputs  $P, Q, R, S$  and  $T$  are applied at the same time instant, the maximum propagation delay (in ns) of the circuit is \_\_\_\_\_.

[GATE 2016, IISc Bangalore]



- Q.7** A Boolean function  $f(A, B, C, D) = \sum m(1, 5, 12, 15)$  is to be implemented using an  $8 \times 1$  multiplexer ( $A$  is MSB). The inputs  $ABC$  are connected to the select input  $S_2 S_1 S_0$  of the multiplexer respectively. Which one of the following options gives the correct inputs to pins 0, 1, 2, 3, 4, 5, 6, 7 in order?

[GATE 2015, IIT Kanpur]




(A)  $D, 0, D, 0, 0, 0, \bar{D}, D$

(B)  $\bar{D}, 1, \bar{D}, 1, 1, 1, D, \bar{D}$

(C)  $D, 1, D, 1, 1, 1, \bar{D}, D$

(D)  $\bar{D}, 0, \bar{D}, 0, 0, 0, D, \bar{D}$

**Q.8** A 3 line to 8 line decoder, with active low outputs, is used to implement a 3 variable Boolean functions as shown in the figure.



The simplified form of Boolean function  $F(X, Y, Z)$  implemented in 'Product of Sum' form will be

[GATE 2008, IISc Bangalore]

(A)  $(X + Z).(\bar{X} + \bar{Y} + \bar{Z}).(Y + Z)$

(B)  $(\bar{X} + \bar{Z}).(X + Y + Z).(\bar{Y} + \bar{Z})$

(C)  $(\bar{X} + \bar{Y} + Z).(\bar{X} + Y + Z).(X + \bar{Y} + Z).(X + Y + \bar{Z})$

(D)  $(\bar{X} + \bar{Y} + Z).(\bar{X} + Y + \bar{Z}).(X + \bar{Y} + Z).(X + \bar{Y} + \bar{Z})$

**Q.9** In a half-subtractor circuit with  $X$  and  $Y$  as inputs, the Borrow ( $M$ ) and Difference ( $N = X - Y$ ) are given by

[GATE 2014, IIT Kharagpur]

(A)  $M = X \oplus Y, N = XY$


(B)  $M = XY, N = X \oplus Y$

(C)  $M = \bar{X}Y, N = X \oplus Y$

(D)  $M = X\bar{Y}, N = \bar{X} \oplus Y$

**Q.10** In the given circuit of figure,  $A, B$  and  $C$  are the inputs and  $P, Q$  are the two outputs. The circuit is a

[GATE 2004, IIT Delhi]



(A) Half adder where  $P$  is the sum and  $Q$  is the carry.


(B) Half adder where  $P$  is the carry and  $Q$  is the sum.

(C) Full adder where  $P$  is the sum and  $Q$  is the carry.

(D) Full adder where  $P$  is the carry and  $Q$  is the sum.

- Q.11** A 1 bit full adder takes 20 ns to generate carry-out bit and 40 ns for the sum bit. What is the maximum rate of addition per second when four 1-bit full adders are cascaded ?
- (A)  $10^7$                       (B)  $1.25 \times 10^7$                       (C)  $6.25 \times 10^6$                       (D)  $10^5$
- Q.12** A 16 bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum-propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be \_\_\_\_\_.

[GATE 2016, IISc Bangalore]



- Q.13** A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using four full adders. The total propagation time of this 4-bit binary adder in microseconds is \_\_\_\_\_.



[GATE 2015, IIT Kanpur]



## Combination Circuit

①  $\Rightarrow$


P



$$F = \sum m(2, 3, 5, 7, 8, 9, 12) \quad \underline{\text{Ans}}$$

②  $\Rightarrow$

A





$$F = \bar{Q} \bar{P} R + \bar{Q} P \bar{R} + Q \bar{P} \bar{R} + Q P R$$

$$= \bar{Q} (P \oplus R) + Q (P \oplus R)$$

$$F = P \oplus Q \oplus R \quad \underline{\text{Ans}}$$




3



$$Y = AB\bar{C} + \bar{A}BD \quad \underline{\text{Ans}}$$

4




$$g = a\bar{c} + bc = 1 \cdot \bar{x} + 0 = \bar{x}$$

$$f = a\bar{c} + bc$$

$$f = g \cdot \bar{x}_2 + x_1 x_2$$

$$f = \bar{x}_1 \cdot \bar{x}_2 + x_1 x_2 \quad \underline{\text{Ans}}$$







$$Y = \sum m(A_1 A_0 I_0 + A_1 \bar{A}_0 I_1 + A_1 \bar{A}_0 I_2 + A_1 \bar{A}_0 I_3)$$




$$= \bar{y} \bar{z} x \bar{x} + \bar{y} \bar{z} x \bar{z} + \bar{y} \bar{z} x \bar{z} + \bar{y} \bar{z} x \bar{z}$$

$$= \bar{y} \bar{z} x \quad \text{Ans}$$



$$\max(s, t) = (6) \quad \text{Ans}$$





$$(x + z)(\bar{x} + \bar{y} + z)(y + z)$$


9

Borrow (m) =  $\bar{x}y$

Difference (N) =  $x \oplus y$



10 →  
 4



Full adder where  $P \rightarrow \text{sum}$   
 $Q \rightarrow \text{carry}$

Ans

11 →  
 4

$$T = (n-1) \Delta t_{\text{count}} + \max(\Delta t_{\text{sum}}, \Delta t_{\text{count}})$$

$$= 3 \times 20 + 40$$

$$= 100 \text{ ns}$$

1 Add  $\rightarrow 100 \text{ ns}$

1 Sec  $\rightarrow \frac{1}{100 \times 10^{-9}} = 10^7$

Ans

12  $\Rightarrow$

$$T = (n-1) \Delta t_{\text{count}} + \max(\Delta t_{\text{sum}}, \Delta t_{\text{count}})$$

$$= 15 \times 12 + \max(15, 12)$$

$$= 180 + 15$$

$$= 195 \text{ ns} \quad \text{Ans}$$

13  $\Rightarrow$

$$HA = XOR + AND$$

$$FA = 2HA + 1OR$$

$$\text{Delay (XOR)} = 2 \times \text{Delay (OR/AND)}$$

$$= 2 \times 1.2$$

$$= 2.4 \text{ } \mu\text{s}$$

$$T = 3 \times \Delta t_{\text{count}} + \max(\Delta t_{\text{sum}}, \Delta t_{\text{count}})$$

$$= 3 \times 4.8 + \max(4.8, 4.8)$$

$$T = 19.2 \text{ } \mu\text{s} \quad \text{Ans}$$