Assume that the data segment begins at 00325020h: what is the value of ESI ? (5 Puan)

```
.data
bVal BYTE ?
wVal WORD ?
var4 BYTE 10,3 DUP(0),20
dValFirst DWORD ?
dValSecond DWORD ?
.code
mov esi,OFFSET dValFirst ; ESI =
```

- 00325044h
- 00325030h
- 00325020h
- 00325028h
- 00325026h

2

If 80% of an application is performed serially, what is the maximum speedup? (5 Puan)

1/0.8

3

Twos complement of -1 as a nibble is (2 Puan)

- 0111
- 111111111
- 1111

Considering the input 11001010, what will be the new number if we perform the arithmetic right shift operations 3 times consecutively.

(4 Puan)

- 00011001
- 111111001
- 01010000
- 11011001
- 01010110

8



Write an IAS program to compute the factorial f(n)=n! using instructions from the Table 2 where the value of n is stored at the memory location 0FA. After the execution of your program the output value f(n) must be stored at location 0FB. For example if the content of 0FA is 4 then a value of 24 must be present in memory location 0FB. Write your code below: Hint: I added a new instruction (MOV) in Table 2 to assign a scalar value to AC. At first, think about the pseudocode (Anonim olmayan soru①) (20 Puan)

↑ Dosyayı karşıya yükle

Overflow flag can be set due to an addition of positive and negative number. (2 Puan)

- True
- False

10

What will be the result after each operation? (Anonim olmayan soru①) (10 Puan)

```
.data
myByte BYTE OFFh, 0
.code
mov al,myByte ; AL =.....
mov ah,[myByte+1] ; AH =.....
dec ah ; AH =.....
inc al ; AL =.....
dec ax ; AX =.....
```

10.jpeg

Dosya sayısı üst sınırı: 1 Tek dosya boyutu üst sınırı: 10MB İzin verilen dosya türleri: Word, Excel, PPT, PDF, Resim, Video, Ses

11

Consider a machine with a byte addressable main memory of 1024 bytes and block size of 4 bytes. Assume that a direct mapped cache consisting of 8 lines is used with this machine.

- a) How is an 8-bit memory address divided into tag, line number, and byte number?
- b) Into what line (in decimal) would the address 1011010111 be stored?
- c) Suppose the byte with address 1011101011 is stored in the cache. What are the addresses of the other bytes stored along with it? (12 Puan)

- b) Into what line (in decimal) would the address 1011010111 be stored?
- c) Suppose the byte with address 1011101011 is stored in the cache. What are the addresses of the other bytes stored along with it? (12 Puan)

```
a) tag: 5; line: 3; bytenum:2; b)Line 5=101 c) 10111 010 00, 10111 010 01, 10111 010 10, 10111 010 11
```

12

Considering the following assembly code, write the contents of the registers on an Intel CPU (Little Endian order) (Anonim olmayan soru ①) (10 Puan)

```
.data
myBytes BYTE 19h,23h,0A1h,36h
varW WORD 5432h,10FFh
.code
mov ax,WORD PTR [myBytes] ; AX = _______
mov ax,WORD PTR [myBytes+1] ; AX = ______
mov ax,WORD PTR [myBytes+2] ; AX = ______
mov eax,DWORD PTR myBytes ; EAX = ______
mov bl,BYTE PTR [varW+2] ; BL = ______
```

12.jpeg

Dosya sayısı üst sınırı: 1 Tek dosya boyutu üst sınırı: 10MB İzin verilen dosya türleri: Word, Excel, PPT, PDF, Resim, Video, Ses

13

..... requires periodic charge refreshing to maintain data storage.

(3 Puan)

- SSD
- Registers
- DDR RAM
- Cache

The least significant byte occurs at the first (lowest) memory address in order. (3 Puan)

- Big endian
- Little endian
- Mid endian
- Inverse endian

15

The MOV instruction never affects the flags. (2 Puan)

- True
- False

16

We have an 32KB of Associative cache. It has line size of 16 bytes. The main memory size is 2GB

- a) How many TAG bits required?
- b) How many comparators required?
- c) What is the comparator size in bits? (Anonim olmayan soru ①)
- (15 Puan)

☐ 16.jpeg


Dosya sayısı üst sınırı: 1 Tek dosya boyutu üst sınırı: 10MB İzin verilen dosya türleri: Word, Excel, PPT, PDF, Resim, Video, Ses

Suleyman Dadashov 20170808004 /1 myByte OFFh, O mov al myByte; AL = OFFM
mov ah, [myByte+1]; AH=00h ; AM : OFFh ah dec ; Al = 00 h al inc ; AX=FEFFA ax dec

FF 00

Suleyman Dadashov 20180808004 / 1 .data my Bytes Byte 19h,2sh,0A1h,36h Var Ub Word 5432h, 10FFh mov ax, word PTR [mysyfes]; Ax= 2319h mov ax, word PTR [myBytes+i]; Ax= 0A123h ax, Word PTR [ny Bytes+2]; Ax = 36 Alh eax, Dword PTR mysytes: Eax = 36H12319h mov 61, Byte PTR [vorlb+2]; BL: FFh

1	15	7
-	23	-
	AI	-
-	36	
_	32	
	54	1
	FF	7
	10	
-		



Considering the input 11001010, what will be the new number if we perform the arithmetic right shift operations 3 times consecutively.

(4 Puan)

00011001

111111001

01010000

11011001

01010110

8



Write an IAS program to compute the factorial f(n)=n! using instructions from the Table 2 where the value of n is stored at the memory location 0FA. After the execution of your program the output value f(n) must be stored at location 0FB. For example if the content of 0FA is 4 then a value of 24 must be present in memory location 0FB. Write your code below: Hint: I added a new instruction (MOV) in Table 2 to assign a scalar value to AC. At first, think about the pseudocode (Anonim olmayan soru①) (20 Puan)

↑ Dosyayı karşıya yükle

Dosya sayısı üst sınırı: 1 Tek dosya boyutu üst sınırı: 10MB İzin verilen dosya türleri: Word, Excel, PPT, PDF, Resim, Video, Ses

- b) Into what line (in decimal) would the address 1011010111 be stored?
- c) Suppose the byte with address 1011101011 is stored in the cache. What are the addresses of the other bytes stored along with it? (12 Puan)

```
a) tag: 5; line: 3; bytenum:2; b)Line 5=101 c) 10111 010 00, 10111 010 01, 10111 010 10, 10111 010 11
```

12

Considering the following assembly code, write the contents of the registers on an Intel CPU (Little Endian order) (Anonim olmayan soru ①) (10 Puan)

```
.data
myBytes BYTE 19h,23h,0A1h,36h
varW WORD 5432h,10FFh
.code
mov ax,WORD PTR [myBytes] ; AX = _______
mov ax,WORD PTR [myBytes+1] ; AX = ______
mov ax,WORD PTR [myBytes+2] ; AX = ______
mov eax,DWORD PTR myBytes ; EAX = ______
mov bl,BYTE PTR [varW+2] ; BL = ______
```

12.jpeg

Dosya sayısı üst sınırı: 1 Tek dosya boyutu üst sınırı: 10MB İzin verilen dosya türleri: Word, Excel, PPT, PDF, Resim, Video, Ses

13

..... requires periodic charge refreshing to maintain data storage.

(3 Puan)

- SSD
- Registers
- DDR RAM
- Cache

Assume that the data segment begins at 00325020h: what is the value of ESI ? (5 Puan)

```
.data
bVal BYTE ?
wVal WORD ?
var4 BYTE 10,3 DUP(0),20
dValFirst DWORD ?
dValSecond DWORD ?
.code
mov esi,OFFSET dValFirst ; ESI = ......
```

- 00325044h
- 00325030h
- 00325020h
- 00325028h
- 00325026h

2

If 80% of an application is performed serially, what is the maximum speedup? (5 Puan)

1/0.8

3

Twos complement of -1 as a nibble is (2 Puan)

- 0111
- 11111111
- 1111

Overflow flag can be set due to an addition of positive and negative number. (2 Puan)

- True
- False

10

What will be the result after each operation? (Anonim olmayan soru①) (10 Puan)

```
.data
myByte BYTE OFFh, 0
.code
mov al,myByte ; AL =.....
mov ah,[myByte+1] ; AH =.....
dec ah ; AH =.....
inc al ; AL =.....
dec ax ; AX =.....
```

10.jpeg

Dosya sayısı üst sınırı: 1 Tek dosya boyutu üst sınırı: 10MB İzin verilen dosya türleri: Word, Excel, PPT, PDF, Resim, Video, Ses

11

Consider a machine with a byte addressable main memory of 1024 bytes and block size of 4 bytes. Assume that a direct mapped cache consisting of 8 lines is used with this machine.

- a) How is an 8-bit memory address divided into tag, line number, and byte number?
- b) Into what line (in decimal) would the address 1011010111 be stored?
- c) Suppose the byte with address 1011101011 is stored in the cache. What are the addresses of the other bytes stored along with it? (12 Puan)







Assume that the data segment begins at 00325020h: what is the value of

.data

bVal BYRE ?
wVal wORD ?
v7.4 BYTE 10,3 DUP(0),20

WalFirst DWORD ?

dValSecond DWORD ?

. code

mov esi, OFFSET dValFirst ; ESI =

00325044h

00325030h

00325020h

00325028h

00325026h

If 80% of an application is performed serially, what is the maximum speedup? (5 Puan)

1/0.8

Twos complement of -1 as a nibble is (2 Puan)

111111111

Considering LRU algorithm with a 3 byte cache area, what would be the content of the cache area after accessing the bytes A,B,B,A,C,E,D,C,A respectively. \square (4 Points)

- ABC
- O DCA
- ABC
- EDA
- O DAC
- () ABB

Week





The least significant byte occurs at the first (lowest) memory address in order. (3 Puan)

- Big endian
- Little endian
- Mid endian
- Inverse endian

15

The MOV instruction never affects the flags. (2 Puan)

- True
- False

16

We have an 32KB of Associative cache. It has line size of 16 bytes. The main memory size is 2GB.

- a) How many TAG bits required?
- b) How many comparators required?
- c) What is the comparator size in bits? (Anonim olmayan $\mathsf{soru} \, ()$

(15 Puan)

What is the purpose of the control unit in a CPU?
(2 Points)


- Perform arithmetic operations
- Manage data storage
- Execute program instructions
- Coordinate the operations of the CPU

Which of the following is/are DEFINITELY CORRECT after executing the "MOV AX, 0" command \square (3 Puan)

- The content of AX is 0
- Content of AH is 0
- The Zero flag is set to 1
- The sign flag is set to 0
- Overflow flag is 0
- Content of AL is 0
- The zero flag is set to 0

Examples of processors with the RISC architecture include MIPS, PowerPC, Atmel's AVR, the Microchip PIC processors, Arm processors, RISC-V, and all modern microprocessors have at least some elements of RISC. The progression from 8- and 16-bit to 32-bit architectures essentially forced the need for RISC architectures. 9 Oca 2018

Who developed the concept of a stored-program computer? (2 Points)
Alan Turing
O John von Neumann
Charles Babbage
O Dennis Ritchie
Edsger Dijkstra





(b) 16 Mbit DRAM


Considering LRU algorithm with a 3 byte cache area, what would be the content of the cache area after accessing the bytes A,B,B,A,C,E,D,C,A respectively. (4 Points)
○ ABC
O DCA
○ ABC
O EDA
O DAC
○ ABB
Week16-


What will be the value in memory addresses 453, 454 and 455 at the end of the execution.

(6 Points)









Considering MRU algorithm with a 3 byte cache area, what would be the content of the cache area after accessing the bytes A,B,B,A,C,E,D,C,A respectively. [1] (4 Points)

- O DCA
- CED
- () ACD
- ABC
- () ABD
- O DCB
- O DAC

Week16-F

49:54

What is the main	function of	the Link	Laver in the OP	I protocol?	TTT (2 Puran
	idiredon or	CITC LITTE	Layer III the Car	i protocor.	La) (4 Luan

- It provides error detection and correction mechanisms.
- It manages the flow control and error control between nodes.
- It handles the logical addressing and routing of packets.
- It performs data encoding and decoding operations

Which bridges do PCI and PCIe slots are connected respectively? (3 Puan)

- North Bridge, South Bridge
- O South Bridge, North Bridge
- Both to North Bridge
- Both to South Bridge

Which of the following code group is in row major order? 🖫 (6 Puan)







```
for (i = 0; i < row; i++) {
   for (j = 0; j < col; j++) {
        a[i][j] = 0;
        for (k = 0; k < row; k++) {
            //Matrix Multiplation
            a[i][j] += b[i][k] * c[k][j];
```

Which of the following is not valid for an SSD drive 🗔 (2 Puan)

Seek time

Rotational delay

Access time

Transfer time

Which of the following is an example of a RISC architecture? (2 Puan) Sun SPARC AMD64 ARM Cortex Intel Itanium O X64 Which type of computer memory provides the fastest access time? (2 Puan) O ROM Primary Storage Secondary Storage Static memory O DDR4

What is the advantage of a fully associative cache mapping technique?

- Lower cache access time and reduced latency
- Higher cache hit rate and reduced cache conflicts
- Simpler cache indexing and addressing
- Lower cost and reduced power consumption


8


What is the concept of spatial locality in cache memory?

(2 Puan)

- Instructions and data that are used together tend to be used together in the future
- Instructions and data that are far apart tend to be accessed together
- Recently accessed instructions and data are likely to be accessed again soon
- Instructions and data that are spatially close to each other tend to be used together

What will be the value in memory addresses 453, 454 and 455 at the end of the execution. (6 Puan)





- 3,7,2
- 3,6,2
- 3,9,2
- 0 10,7,2

What is the purpose of a DMA (3 Puan)	(Direct Memory Access)	controller in a computer system?	T.

- To manage the memory hierarchy and handle memory requests from the CPU
- To control the flow of data between the CPU and cache memory
- To execute I/O instructions and perform logic operations
- To transfer data directly between external devices and memory without CPU intervention

- 1. What is the purpose of the memory-mapped I/O technique? (2 Puan)
- To connect multiple external memory devices in parallel
- To allocate memory dynamically for I/O operations
- To use the same address space for both memory and I/O operations, simplifying the communication between
- the CPU and external devices
- To improve the access time of external memory devices

Which bridges do PCI and PCIe slots are connected respectively? (3 Points)

- North Bridge, South Bridge
- South Bridge, North Bridge
- Both to North Bridge
- Both to South Bridge