Dumping Firmware for fun and learning

Thanks to

- Thanks to H2LAB!
- Check out <u>h2lab.orq</u>




Talk aimed towards

- Curious people about hardware security.
- Technical people interested in getting started.

Where are SPI flashes?

Pretty much everywhere, you need some (magic) non-trivial controls.

- Network cards
- HDD/SSD
- BIOS (UEFI)
- loTs
- Network routers
- Internet boxes



Why the hell dump firmware ?

- For fun and profit
- Patching/customizing
- For pwning purposes (train for Pwn2Own)
- Enumerating creds
- Finding Oday vulnerabilities



Main problem




How to get binary out of SPI chips

The Plan

- Identify SPI chip and orientation
- Finding pinout/datasheet
- Connect on SPI and dump
- Identify architecture

Identifying SPI chips

- Usually 8 or 16 pins
- Usually SOIC IC package
- Usual voltage supported are either 1.8V/3.3V/5V







16 pins


Identifying SPI chips


150 208 N° 300





Pin 1





The Plan

- Identify SPI chip and orientation
- Finding pinout/datasheet
- Connect on SPI and dump
- Identify architecture

<u>Practice makes...</u>



The target


- Winbond 25Q80VIG
- Datasheet online
- Flash 1024 KB
- 2.5V-3.6V
- Stores HDD firmware
- Drives the SATA SSD



<u>Finding pinouts</u>

- Finding datasheets, a bit of an OSINT work.
- Generally looking up the names in search engines
- IC manufacturers websites
- Some websites:
 - https://datasheetspdf.com/
 - for many HDDs:
 http://www.users.on.net/~fzabkar/Datasheets/DATAUR
 http://www.users.on.net/~fzabkar/Datasheets/DATAUR
 LS.HTM
 - http://www.datasheetcatalog.com/, web archives for old chips


Technical <u>documentation</u>



2. FEATURES

- Family of SpiFlash Memories
- W25Q80BV: 8M-bit/1M-byte (1,048,576)
- Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
- Duai SPI: CLK, /CS, IO0, IO1, /WP, /H0I0
- Ouad SPI: CLK, /CS, IO₀, IO₁, IO₂, IO₃
- Highest Performance Serial Flash
 - 104MHz Dual/Ouad SPI clocks
 - 208/416MHz equivalent Dual/Ouad SPI
 - 50MB/S continuous data transfer rate
 - Up to 8X that of ordinary Serial Flash
 - More than 100,000 erase/program cycles⁽¹⁾
 - More than 20-year data retention
- Efficient "Continuous Read Mode"
- Low Instruction overhead
- Continuous Read with 8/16/32/64-Byte Wrap
- As few as 8 clocks to address memory
- Allows true XIP (execute in place) operation
- Outperforms X16 Parallel Flash
- Low Power, Wide Temperature Range
- Single 2.5 to 3.6V supply

Let's talk about pinout…



The Plan

- Identify SPI chip and orientation
- Finding pinout/datasheet
- Connect on SPI and dump
- Identify architecture


Approach 1 💼



- No soldering required
- Simple & easy
- Plug & Play

Approach 2





- Soldering required
- Simple custom PCB
- More work but higher chance of success


Any clue why approach 1 fails sometimes ?




Back to the good old theory SPI



1 Master 1 /N slaves




Let's come back to our case:



The SPI chip is off so the SoC won't be the Master anymore

Plugging on the RPI



.


Flashrom

- Software for reading SPI chips
- Works well on Raspberry Pi, Arduino and other hardware.
- Support writing to many SPI microcontrollers.
- Can also
 dump from
 Linux BIOS
 SPI chip.

```
Probing for Spansion S25FL256S Small Sectors, 16384 kB: Read id bytes: 0xef 0x60 0x18 0x00 0x00 0x00. Probing for Spansion S25FL256S.....0, 32768 kB: Probing for Spansion S25FL512S, 65536 kB: Probing for Spansion S25FL512S, 65536 kB: Probing for Spansion S25FS128S Small Sectors, 16384 kB: Read id bytes: 0xef 0x60 0x18 0x00 0x00 0x00. Probing for Winbond W25P16, 2048 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25P32, 4096 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25P32, 4096 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.V, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.V..M, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.W, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.W, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.W, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.W, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.W, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.DIR, 16384 kB: compare_id: id1 0xef, id2 0x6018 Probing for Winbond W25Q128.JW.
```

https://github.com/flashrom/flashrom.git

Reading wifh Flashrom



Advices:

- Read multiples times the ROM in different files and compare shasums.
- spispeed choices depends on programmer and target.

The Plan

- Identify SPI chip and orientation
- Finding pinout/datasheet
- Connect on SPI and dump
- Identify architecture

<u>To sum up</u>

01

Dumping using a SOIC-8 clip

Failed lamentably

0З

Solder it on a custom PCB

Using your expert micro soldering skills

02

Desolder SPI chip

Easy of course


04

Dump it using a Raspberry Pi 3B+

Worked flawlessly



- Multimeter (20€)
- Soldering Iron (30€-80€)
- Raspberry Pi 3B+ (35€)
- SOIC-8 clip (5€)
- Custom PCB (1.5€)
- Jumper wire (5€)
- Hot Air Station (25€-1500€)



Architecture of the binary

- file
- ISAdetect (uses ML to predict binary architecture)
- binwalk -A (find assembly instructions)

 binbloom (attempt to find base address of binary using heuristics)

```
{
   "prediction_probability": 0.48,
   "prediction": {
     "wordsize": 32,
     "architecture": "arm",
     "endianness": "little"
   }
}
```

binwalk -A <u>flash-ssd-1st-attempt.rom</u>

```
DECIMAL
               HEXADECIMAL
                                DESCRIPTION
6124
              0x17EC
                                ARM instructions, function prologue
6244
                                ARM instructions, function prologue
              0x1864
                                ARM instructions, function prologue
6260
               0x1874
                              binbloom -a 32 ./flash-ssd-1st-attempt.rom
Intx-shell:
[i] 32-bit architecture selected.
[i] File read (1048576 bytes)
 [i] Endianness is LE
    249 strings indexed
```

[i] Found 2614 base addresses to test [i] Base address found: 0x0000d0000.

More base addresses to consider (just in case):

- Interrupt vector table (usually at the beginning)
- Confirms ARM architecture.
- ARMv7 Little Endian.

```
D 📗 | 🕭 | 🚊
flash-ssd-1st-attempt-annoted-func-1.rom
             // ram
             // ram:000000000-ram:000fffff
             ***********************
             undefined stdcall Reset(uint param 1, uint param 2)
 undefined
               r0:1
                          <RETURN>
               r0:4
 uint
                          param 1
 uint
               r1:4
                          param 2
             Reset+1
                                                 XREF[1.1]: Entr
000000 5a 00 00 00
                         param 1, param 1, rlo, asr param 1
             undefined stdcall UndefinedInstruction(uint param 1, u...
 undefined
                          <RETURN>
 uint
               r0:4
                          param 1
 uint
               r1:4
                          param 2
            UndefinedInstruction
                                                 XREF[4]:
000004 11 1c 00 00
                         param 2, param 1, param 2, lsl r12
             *************************
             undefined stdcall SupervisorCall(uint param 1, uint pa...
 undefined
                          <RETURN>
               r0:4
 uint
                          param 1
 uint
               r1:4
                          param 2
            SupervisorCall
                                                 XREE[1]:
                                                          Entr
000008 10 1c 00 00
                         param 2, param 1, param 1, lsl r12
             **************
             *************************
             undefined stdcall PrefetchAbort(undefined4 param 1)
 undefined
                          <RETURN>
 undefined4
               r0:4
                          param 1

♪ PrefetchAbort

                                                 XREF[1]:
                                                          Entr
00000c 20 00 00 00
                         param 1,param 1,param 1, lsr #32
```

The Plan

- Identify SPI chip and orientation
- Finding pinout/datasheet
- Connect on SPI and dump
- Identify architecture

What next ?

- Reverse engineering the SPI firmware.
- Activating the UART debug interface.
 - Finding the debug sequence.
 - Glitching the SoC during boot in order to activate the debug port?
 - Mapping SoC's pinout, find another debug interface
- Finding JTAG pinout/interface.
 - o If active, dump the SoC's BootROM
 - If not, glitching SoC until it becomes active ?
- Asking the SoC's datasheet to shady chinese suppliers.

Some proprietary documentation

Entering command line debug mode:

During power up, the user can transmit a special 64-bit debug pattern (0xDD 0x11 0x22 0x33 0x44 0x55 0x66 0x77) in a loop, to indicate a request for debug. When the bootROM begins execution, it attempts to read data from the UART0 interface (as explained above). If it successfully reads the debug pattern, it enters the command line debug mode. It configures the appropriate MPP pin to operate as a UA0_TXD signal. (If a pattern is detected on MPP[4], then it configures MPP[5] as UA0_TXD, otherwise it configures MPP[10] as UA0_TXD.) Then it prints the bootROM version, and waits on the debug prompt for user input.

BootROM Firmware Boot Sequence

The bootROM firmware boot sequence can be divided into the following phases, which are described in the following sub-sections:

- 1. Initialization
- 2. Boot mode selection
- Sensing the UART0 interface to detect a user request for entering the bootROM command line debug mode or for booting from UART0.
- 4. Load, check, and update the device's main header information.
- 5. If an extended header exists:
 - a) Load and check the device's extended header.
 - b) Execute all register configurations indicated in the extended header.
- 6. Load and check the device image (unless it is to be executed from the SPI).
- 7. Execute the device image code.

In addition, bootROM firmware contains the following functionality:

- Error reporting and handling
- Exception handling

THANKS

Any questions?







samy@lahfa.xyz

Resources

https://github.com/quarkslab/binbloom/

https://github.com/kairis/isadetect

https://pinout.xyz/pinout/spi

https://github.com/flashrom/flashrom.git

https://www.nsideattacklogic.de/en/dumping-spi-flash-memor y-of-embedded-devices-2/

https://www.riverloopsecurity.com/blog/2020/02/hw-101-spi/

https://www.evilmadscientist.com/2010/basics-finding-pin-1/

https://forums.raspberrypi.com/viewtopic.php?t=277416