DECA Lab Spring Term

Spring Part 1: EEP1 Datapath & ALU instructions

Department of Electrical and Electronic Engineering Imperial College London

v1.1

Spring 2024

Contents

1	The EEP1 assembler	1
2	EEP1 ADD & MOV Instructions	2
3	ADDSUB Block design in the ALU	4
4	CMP and AND instructions	4
5	SHIFT instructions	4
6	Reflections	4

Introduction

You are expected to complete Lab1 (this handout) in two weeks.

Before the lab

- Check from the Issie release page that you have the latest version if not download it.
- From Spring, Lab1 in the DECA github repository Download the Lab1-2024 directory.
- Follow Section 1 below to set up the EEP1 assembler on your own laptop, if you have not already done so in class 1
- Check, from Lecture 2, that you understand what each of the inputs and outputs of the eep1lab1 reg16x8 sheet do, and what type of register file this sheet implements.

In this lab you will learn how ALU instructions work by simulating instruction execution on a nearly complete working EEP1 CPU in issie project eep1lab1 that implements the EEP1 instruction set described in this Term's lectures. Then, you will analyse the datapath hardware inlab1 to determine how it works.

eep11ab1 contains hardware for the EEP1 CPU which is complete except for some of the jump instructions. You will add hardware to implement these in a later lab focusing on the CPU control path. All of this lab can be completed without changing the hardware in eep11ab1.

□ Task 1. Follow the instructions in the Introduction to download eep1lab1 Issie project, and update Issie.

1 The EEP1 assembler

The EEP1 assembler tool eepassembler converts EEP1 assembly code into machine code. If you have not already done so set up eepassembler so that you can convert an assembly code .txt file in an Issie project into machine code as follows:

- 1. Download and unzip the eepassembler software source (or fork and clone the github repo).
- 2. Put eepassembler and eep1lab1 folders in the same parent folder. Then, for example, the file path to run the assembler on *.txt assembly files in the eep1lab1 directory, as used by the Issie eep1lab1 project, might be eepassem ../eep1lab1 (Windows eepassembler ..\eep1lab1). If you do not follow this you will need to work out the path yourself or on windows use chooser.bat to select the Issie directory.
- 3. Follow the README instructions to run the assembler program, and check that it generates four .ram files from the four .txt files in your eep1lab1 project.

2 EEP1 ADD & MOV Instructions

You can simulate the EEP1 CPU (eep1lab1 project) with machine code instructions coming from the lab1testmovadd.r file as follows:

- 1. Open lab1testmovadd.ram, and lab1testmovadd.txt. Note that each line of the assembler file generates one 16 bit hex word in the machine code file as specified in Figure 4.
- 2. Start Issie. Open the eep1lab1 project you downloaded previously. Open the eep1 sheet. Select the Codemem ROM properties and check the ROM is linked to lab1testmovadd.ram. If not change the linking.
- 3. Check that the Codemem ROM has the same data shown in the machine code file by opening up the ROM viewer from properties in Issie.
- 4. Run the Issie waveform simulator (Simulations->Wave Simulation tab). Using the waveform simulator (I) buttons for help if needed, you can adjust the display to make waveforms as in Figure 8. Check that you can do the following:
 - Alter the order of displayed waveforms by dragging.
 - Delete a displayed waveform
 - Add a new displayed waveform by searching for part of its name
 - Change the radix of displayed waveforms
 - Change the position of the cursor by clicking the waveforms.
 - Adjust the grey vertical divider to make the simulation tab larger.
 - Adjust horizontal scale so that you can view the first 8 cycles of the CPU operation while also seeing the value of the PC (PCV) displayed in hex.
- □ Task 2. Use Issie's waveform simulator to view the first 8 clock cycles of sheet eep1 simulation using the lab1testmovadd.txt instructions. Determine in which clock cycle each instruction executes, and explain the timing and value of waveform changes to the outputs of the register file registers REGn.Q on sheet reg16x8. For your convenience these outputs are connected to viewers RO-R7. Use the instructions in lab1textmovadd.txt and the ALU instruction reference in Figure 9.
- □ Task 3. For both MOV and ADD instructions with literal and register op2 (4 cases) choose an example from lab1testmovadd.txt and put the instruction into a new four instruction file lab1test4cases.txt. Use eepassembler to create lab1test4cases.ram. Use Figure 4 to calculate the corresponding machine code in binary, then convert it to hexadecimal. Check that your work is in agreement with lab1test4cases.ram.

Data flow in the EEP1 datapath for MOV and ADD ALU instructions

Figure 6 shows the top-level schematic sheet of the EEP1 CPU, and Figure 1 the design hierarchy of its datapath sheet. Note that you can also see this design hierarchy from the Shee menu of Issie. In this section will work with the EEP1 datapath hardware in the eep1lab1 project. Specifically, you will trace the logic through the datapath and alu sheets and work out the required control signals to correctly change a register file register as required by the MOV and ADD instructions.

Look at the datapath sheet (Figure 7). The current instruction word (that is - the machine code for the current instruction) is output from the Instruction ROM and input to datapath on its INS(15:0) port. Every




Figure 1: EEP1 datapath design hierarchy

Block	Select	Use
Datapath.MUX1	AD1SelC	determines REGFILE Port 2 address.
Datapath.MUX2	0	Non-zero for memory load - assume 0 in Lab1.
Datapath.MUX3	0	Non-zero for writing PC to registers (lab2) - assume 0 in Lab1.
ALU.MUX1	OP2Sel	Selects op 2 format.
ALU.MUX2	ALUOPC	Selects which ALU operation.
ALU.ADDSUB	n/a	For Section 2 Assume ADDSUB.OUT=ADDSUB.INA+ADDSUB.INB.
EXTEND	n/a	For Lab1 assume ${\tt EXTEND.IMMEXT} = {\tt EXTEND.IMMS8}$ sign extended to 16 bits.
Datapath.REGFILE	n/a	See lecture notes slide 37 for truth table of DOUT as function of AD for each port.

Figure 2: Data flow through datapath block

clock cycle a new instruction will be presented, and the function of the datapath is to change one of the CPU registers contained in REGFILE as specified by this instruction. The instruction word INS(15:0) is interpreted by the dpdecode sheet which contains combinational logic that drives control signals in the datapath correctly to implement every instruction.

Figure 7 shows the 16 bit data flow though the datapath from REGFILE. read port(s), through hardware blocks, to the REGFILE write port Regfile.DIN1. Figure 2 explains the function of the MUXes and other blocks in this path. The flow of data is controlled by the INS(15:0) instruction word fields A,B,C,Imm8 that determine which registers (or number) are operands.

Throughout the following sections, when you are asked to write algebraic truth tables, it is expected that you will work these out yourself, one row at a time, rather than use Issie truth tables. You are also expected to use don't cares on row inputs or outputs when operation does not depend on them. For example, the D input of a register is don't care for a row where its enable is 0.

□ Task 4. Run the eep1 sheet of eep1lab1 with ROM contents from your lab1test4cases.ram file. For each of the 4 cases show the values of Op2Sel, AD1SelC in the waveform simulator. Use this to write a 4 row truth table, one for each instruction, showing the corresponding values of Op2Sel, AD1SelC.

Analysing the hardware in the eep1, alu sheets Write a 4 row algebraic truth table showing outputs REGFILE.DIN1 and REGFILE.AD1 during the MOV instruction, when ALUOPC=0 is as shown in 4. Your table then has algebraic inputs A,B,C,Imm8 and binary inputs Op2Sel, AD1SelC. In your table you can write REGFILE[a] to indicate the contents of register number a read from REGFILE. Write a similar truth table with ALUOPC given the its value for ADD.

For each instruction in lab1test4cases.txt, using the values of Op2Sel, AD1Sel from your simulation to select the table row, check that the algebraic truth table values of REGFILE.DIN, REGFILE.AD1 implement the register file write specified in Figure 9.

3 ADDSUB Block design in the ALU

Look at the ALU sheet. The ALU.ADDSUB block is responsible for implementing addition and subtraction: its operation depends on the INVERT and ADDSUBCIN signals which come from the ALU.DECODE block, and via this block are controlled by ALUOPC and FLAGCIN. In this section you will check the logic in the ALU.DECODE block which makes the ALU instructions that require addition or subtraction work.

The 5 instructions ADD, SUB, ADC, SBC, CMP use the ADDSUB block: check this by looking at which ALU.MUX2 inputs are connected to ADDSUB.OUT and noting that MUX2.Sel=ALUOPC. Write an algebraic truth table for ADDSUB.OUT as a function of algebraic inputs INA, INB, CARRYIN and binary input INVERT. Using this, and the specifications in Figure 9 of the 5 instructions, work out a truth table, using don't cares to simplify, for the ALU.DECODE block. This truth table has outputs ALUDECODE.INVERT, ALUDECODE.ADDSUBCIN and inputs ALUDECODE.ALUOPC, ALUDECODE.FLAGCIN. For instructions other than the 5 considered here ALU.OUT is don't care. Explain this statement by looking at how ALU.OUT is connected.

□ Task 5. Show that the logic given in sheet aludecode is compatible with your algebraic truth table. Show that eep1lab1 is correct for all the instructions in lab1testarith.txt by changing instruction ROM sources (Issie properties) and comparing the register values in a simulation with Figure 9.

4 CMP and AND instructions

- □ Task 6. Look at the logic in the dpdecode sheet that drives DPDECODE.WEN1. Write a truth table that shows the value of WEN1 for each of the 8 ALU instructions. Compare this with Figure 9 to show it is correct. Look at the MUX2 inputs in the alu sheet, and the coding of the "AND" instruction, to find what hardware implements it, Check its definition in Issie to make sure it is correct.
- □ Task 7. Run a simulation of instructions in lab1testandcmp.txt and check that all the register value results in this match the instruction definitions in Figure 4.

5 SHIFT instructions

□ Task 8. Using the LSL,LSR,ASR,XSR shift instruction definitions from the lectures work out what waveforms you expect from the code in lab1testshift.txt. Check this against eep1lab1 simulation.

These operations are correctly implemented in the eep11ab1 design by the Shift sheet, which implements all 4 shift instructions, with control inputs SCNT(3:0) and SHIFTOPC(1:0). SCNT controls the number of bits shifted and SHIFTOPC the shift type as specified in Figure 4. The combinational shift logic is implemented by the 4 shift blocks Shift1, Shift2, Shift4, Shift8. Shiftn implements SHIFTn.OUT= (SHIFTn.IN shifted by x) where x = n if EN=1, or x = 0 (e.g. no shift) if EN=0. The 4 Shiftn blocks are connected in series as in shown in shift. You may assume that when shift blocks are in series the corresponding shift counts add.

□ Task 9. By inspecting the Issie hardware driving SHIFTn.EN, or by noting the values of these signals for different values of SCNT, explain how the correct overall shift is implemented for all values of SCNT.

This design, implementing a variable shift of up to 2^n bits in n stages, is one common implementation of a barrel shifter and is often used in CPUs like EEP1 or ARM that implement multi-bit shift instructions.

6 Reflections

In Lab1 you have explored nearly all of the design of the EEP1 datapath, and you will now understand how the CPU ALU instructions are implemented in hardware using a register file and an ALU. Lab2 will focus entirely on the controlpath and show how this is implemented, and therefore how the EEP1 decides which address in instruction memory contains the next instruction to be executed. In Lab2 you will complete the EEP1 implementation of the jump instructions, and show how the Flags FlagN,FlagC,FlagC,FlagC operate.




Figure 3: EEP1 ALU sheet




Figure 4: EEP1 ALU Instructions and Machine Code

Port	Size	Type	Default	Notes	When
INS	16	Input		Instruction word	This lab
FLAGCIN	1	Input	0	Carry flag input	This lab
FLAGC, FLAGV, FLAGN, FLAGZ	1	Output		Flag control	Lab 2
RAOUT	16	Output		RET instruction	Lab 2
PCIN	16	Input		JSR instruction	Lab 2
MEMDIN, MEMADDR	16	Output		data memory interface	Lab 4
MEMDOUT	16	Input		data memory interface	Lab 4
MEMWEN	1	Output		data memory interface	Lab 4
DPEN	1	Input	1	Enable operation	Lab 5

Figure 5: EEP1 datapath sheet inputs and outputs




Figure 6: EEP1 CPU




Figure 7: EEP1 Datapath




Figure 8: Simulating EEP1 running lab1testmovadd instructions

EEP1 ALU instructions: detail

OPCAL	J Mnemonic	ALU.Out: INS(8)=0	ALU.Out: INS(8) = 1	Write FlagC ¹	Write register	
0	MOV	Rb	Imm	No	Ra	move
1	ADD	Ra + Rb	Ra + Imm	Yes	Rc (Ra if INS(8)=1)	
2	SUB	Ra - Rb	Ra – Imm	Yes	Rc (Ra if INS(8)=1)	arithmetic
3	ADC	Ra + Rb + C	Ra + Imm + C	Yes	Rc (Ra if INS(8)=1)	dittillette
4	SBC	Ra – Rb + (C-1)	Ra – Imm + (C-1)	Yes	Rc (Ra if INS(8)=1)	
5	AND	Ra & Rb	Ra & Imm	No	Rc (Ra if INS(8)=1)	"bitwise" logical
6	СМР	Ra - Rb	Ra - Imm	Yes	no	comparison
7	LSR, ASR, XSR, LSL	depends o	on SHIFTOPC	Yes ²	Ra	shift

&	16 bit C++ bitwise AND
	operator

¹FlagC

- 1 bit flip-flop in CPU used to store carry for multiword addition and shifts
- Holds previous value unless writtenC = FlagC.Q

²Shift instructions write FlagC with last bit shifted out

Figure 9: Simulating EEP1 ALU instruction detailed operation