Sitar

Simulation Tool for Architectural Research

Version 2.0

User Manual and Technical Document

Neha V. Karanjkar Madhav P. Desai Department of Electrical Engineering Indian Institute of Technology Bombay

Revision: April 2017



Contents

1	Int: 1.1	roducti Gettin	on 3 g Started				
2 Execution Model							
3	System Description Language						
	3.1	Lexica	l Aspects				
	3.2	Basic	Design Units				
	3.3	Overvi	iew				
	3.4	Descri	bing Structure				
		3.4.1	Example				
	3.5	Keywo	ords				
	3.6	Embed	dding C++ code				
	3.7		bing Local Behavior				
		3.7.1	Execution of the Behavior block				
		3.7.2	Sequence				
		3.7.3	Statement				
		3.7.4	Code block statement				
		3.7.5	Function call statement				
		3.7.6	Variable assignment statement				
		3.7.7	Nothing statement				
		3.7.8	Logging statement				
		3.7.9	Wait statement				
		3.7.10	Stop statement				
		3.7.11	Run procedure statement				
		3.7.12	If-else statement				
		3.7.13	Do-while statement				
		3.7.14	Parallel block				
	3.8		lures				
		3.8.1	Describing a Procedure				
		382	Invoking a Procedure				

$\mathbf{B}^{\mathbf{i}}$	Bibliography						
4	Translation Scheme			28			
		3.9.2	Input/Output of data-tokens by subtasks	27			
		3.9.1	Running of subtasks and arbitration	26			
	3.9	Descri	bing Global Behavior	25			
		3.8.4	Local and Global Procedures	24			
		3.8.3	Passing Information	23			

Chapter 1

Introduction

Sitar is a framework for modeling discrete-event, discrete-time systems. It consists of a simulation kernel and a language for describing the system to be modeled. Descriptions written in this language get translated to C++ code and can be compiled to get a simulation executable.

A system can be described as a set of *modules* (which are behavioral entities in the system) communicating over channels called *nets*. All modules run concurrently on a global clock. The language provides a means for describing the system structure (as an interconnection of modules) in a hierarchical and modular way. The behavior of each module can be described in an imperative manner as a *sequence* of statements. The statements include conditional and unconditional time-delays, branch and loop constructs, parallel blocks and instantaneous code blocks. In addition, C++ code can be embedded into a module description in a straightforward and well-defined manner. The sitar language parser/translator has been built using Antlr V3 [1]. It translates each module description into a C++ class. The generated classes inherit methods from the simulation kernel to allow execution of their behavior.

The simulation kernel is cycle-based and uses a two-phase execution algorithm. In this algorithm, each clock cycle is divided into two phases: phase 0 and phase 1. All input actions by modules are restricted to phase 0 and all output actions are restricted to phase 1. Thus there is a minimum delay of a single cycle for information to propagate from one module to another. Combinational loops, if present, must lie entirely within a module. This restriction makes the simulation algorithm simple and easy to parallelize. The sitar kernel has been parallelized using OpenMP [2]. Individual modules or a group of modules can be mapped to separate OpenMP threads that synchronize at the end of each phase.

The sitar framework includes systematic support for logging. The logging mechanism uses C++'s std::ostream library. Individual modules can send

their logs to a common stream or separate streams. The logging can be enabled/disabled at compile-time or run-time, and run-time logging behavior can be controlled individually for each module.

The generated C++ models can be easily connected to existing models (such as processor front-ends) for co-simulation using direct function calls or through inter-process communication. This makes the framework ideally suited for computer architectural studies.

In this document, we first present the basic execution model used by sitar in Chapter 2. In Chapter 3 we describe the sitar language using illustrative examples. The language syntax is available in EBNF format as a separate hyperlinked document named sitar_syntax.xhtml. In Chapter 4 we present the scheme used for translating constructs such as time-delays and parallel blocks in sitar to C++ code.

1.1 Getting Started

Sitar is written for Linux. It is available as open-source with an MIT licence at [3]. Installation instructions are present in the file INSTALL and several examples are present in the examples/ folder. The following is a simple example of a sitar description. The system consists of a single module that simply prints "Hello World" after a delay of one cycle.

```
module Top
    behavior
        wait (1,0);
        $std::cout<<"Hello World";$;
        stop simulation;
    end behavior
end module</pre>
```

- The language is case-sensitive
- The system description must include the definition of a single module named Top. This represents the top-level module in the system hierarchy, and is instantiated at the start of simulation. All other components in the system must be contained within this module.
- A module may have a behavior block. The behavior block consists of a *sequence* of statements, separated by the sequence operator (a semi-colon). In the above example, the behavior consists of three statements:
 - 1. A wait statement that produces a delay of one cycle.
 - 2. A C++ code block delimited by \$ symbols. Contents of a codeblock are pasted verbatim in the generated C++ code.
 - 3. A statement to stop the simulation when control reaches here.
- To simulate this example, save it as a file named (say) Hello.sitar. Then run the translator and compiler using commands:

```
$ sitar translate Hello.sitar
$ sitar compile -o Hello
```

This produces a single simulation executable named Hello. Run the executable to obtain the simulation results.

Chapter 2

Execution Model

The basic components in a sitar system are modules and nets. Modules are behavioral entities in the system and nets are channels of communication between them. Figure 2.1 illustrates a system with four modules contained inside the Top module. All modules run concurrently on a single clock. A module can communicate with another module via transfer of data tokens (which are packets of information) over a net connecting the two modules. Each net provides a fixed amount of FIFO buffering for data tokens. Nets are passive components, and their state can change only upon input or output actions by modules. A module's interface to a net is called a port. A port can either be an inport or an outport. Each net is connected to exactly one inport and one outport.




Figure 2.1: Example of a system in sitar

Simulation is cycle-based and uses a two-phase execution algorithm. In this algorithm, each clock cycle is divided into two phases: $phase\ 0$ and $phase\ 1$. A module is allowed to input tokens from a net in phase 0 only, and output tokens to a net in phase 1 only. Thus the state-updation of a net is race-free. As a consequence, the propagation of information from one module to another incurs a delay of at-least one clock cycle. The framework can thus model any system that can be described as interconnected Moore machines. This restriction leads to a simple simulation algorithm that is easily parallelized. In this simulation algorithm, in each phase, the behavior of each module in the system is executed exactly once. The result does not depend on the order of execution among modules. The simulation algorithm is as follows:

```
cycle = 0
while (cycle < total_simulation_cycles)
{
    phase=0
    for each module m :
        m.run(cycle,phase)
    phase=1
    for each module m :
        m.run(cycle,phase)

    cycle=cycle+1
}</pre>
```

Within a phase, modules can be executed independently of each other. Thus the execution of individual modules can be mapped to separate threads running concurrently and synchronizing at the end of each phase.

Chapter 3

System Description Language

This chapter presents the sitar system description language along with several illustrative examples.

3.1 Lexical Aspects

- The language is case-sensitive
- C++ style single-line comments are supported. A comment starts with // and extends till the end of the line. Comments are ignored during translation.
- C++ code can be embedded within a sitar description as a code block. A code block is delimited by \$ symbols, and its contents are inserted verbatim into the translated C++ code.
- Sitar identifiers (such as module names) must begin with a letter from the alphabet, and can contain any number of letters, digits or underscores.
- The list of keywords used by the language is listed in Section 3.5. The precise syntax is available in EBNF form as a separate document (sitar_syntax.xhtml).

3.2 Basic Design Units

The basic design units in a sitar description are *modules* and *procedures*. Modules are structural elements that can be instantiated independently, whereas a procedure describes a sequence of actions that can be invoked by a module

or from within another procedure. A design unit can be defined once and instantiated multiple times. The following example contains two design units: an empty module named Foo and a procedure named Bar that does nothing.

```
module Foo
end module

procedure Bar
behavior
nothing;
end behavior
end procedure
```

- A design unit must lie entirely within a file, but a single file can contain multiple design units.
- A system description can span multiple files. The translator needs to be run on each file individually and the generated C++ code can be compiled together to get a single executable.

There are two aspects to a sitar description:

- Structure of the system: how modules are interconnected
- Behavior of each module

We describe each of these aspects next.

3.3 Describing Structure

The structural aspects of a system description include information such as how modules are interconnected using nets, and attributes such as capacities of nets and widths of ports (to model communication bandwidth). The language supports the following features:

- Hierarchy: modules can contain other modules. There is no limit to the depth to which modules can be nested.
- Generation of regular structures such as arrays of modules and nets and their connections in a regular pattern is supported by the language. 1 and 2 dimensional arrays of nets, ports and modules are supported.
- Generics: modules can be parametrized

Elaboration begins by instantiating a single module. By convention, this top-level module in the hierarchy has to be named Top. Thus, if the system to be simulated has multiple modules, they have to be enclosed inside a single module named Top.

A module can have the following components:

- A declaration of module parameters
- Ports: a port can either be an input-port or an output port. Ports have a *width* attribute.
- A declaration of instances of submodules contained within this module, along with their types.
- A declaration of nets within the module. Nets have a *capacity* attribute.
- Connections between nets and ports of submodules.
- A behavior block describing the local behavior of the module Note that:
- \triangleright Data tokens placed in nets have a weight attribute.
- ▶ Weight, capacity, and width attributes can have non-negative integer values.
- > Capacity of a net represents the maximum sum of weights of data tokens that can be stored in a net at any given time.
- ▶ Width of a port represents the maximum sum of weights of data tokens that can pass across a port in a single cycle.

The system can be described in a hierarchical manner, with modules containing instances of other modules. The description must always contain a single module named Top which represents the top-level module in the structural hierarchy, and contains all other modules in the system. This top-level module is instantiated at the start of simulation.

- Tokens have a width parameter, which represents the number of bytes of data that are carried by the token.
- A net has two parameters: width and capacity. A net with width W can only contain tokens of width W. The capacity of a net is the maximum number of tokens it can contain at a time.
- Ports have a single parameter width. A port with width W can only be connected to a net of width W.

3.4 Overview

This chapter describes how a system can be described using the SiTAR language, and gives the semantics of behavioral statements. Constructs in the language are explained using examples. Formal syntax is given in the next chapter.

A system consists of modules interconnected using nets. System description consists of the following aspects:

- Structure of the system: how modules are interconnected
- Local behavior of each module
- Global behavior (tasks) in the system, and information about when they are triggered

The third aspect of the description (tasks) is optional. SiTAR provides a language for describing the first two aspects, while global tasks currently have to be described as C++ code derived from a set of base classes provided to the user. In addition, the user can describe parts of functionality directly as C++ code which can be embedded in a well defined manner into the system description.

A system description can span multiple files. The translator has to be run on each of these files individually, and the translated code can be compiled together to get a simulation executable. The basic design units in a SiTAR description are **procedures** and **modules**. A design unit can be described once and instantiated multiple times. Modules are structural elements that can be instantiated independently, whereas a procedure describes a part of local behavior of a module, and needs to be instantiated *inside* some module, or another procedure. The following section handles each of the 3 aspects of system description one-by-one.

3.5 Describing Structure

The structural aspects of a system description include information such as how modules are interconnected using nets, and attributes such as capacities of nets and widths of ports (to model communication bandwidth). The language supports the following features:

- Hierarchy: modules can contain other modules. There is no limit to the depth to which modules can be nested.
- Generation of regular structures such as arrays of modules and nets and their connections in a regular pattern is supported by the language. 1 and 2 dimensional arrays of nets, ports and modules are supported.
- Generics: modules can be parametrized

Elaboration begins by instantiating a single module. By convention, this top-level module in the hierarchy has to be named Top. Thus, if the system to be simulated has multiple modules, they have to be enclosed inside a single module named Top.

A module can have the following components:

- A declaration of module parameters
- Ports: a port can either be an input-port or an output port. Ports have a *width* attribute.
- A declaration of instances of submodules contained within this module, along with their types.
- A declaration of nets within the module. Nets have a *capacity* attribute.
- Connections between nets and ports of submodules.
- A behavior block describing the local behavior of the module

Note that:

- Data tokens placed in nets have a weight attribute.
- ▷ Weight, capacity, and width attributes can have non-negative integer values.
- > Capacity of a net represents the maximum sum of weights of data tokens that can be stored in a net at any given time.
- ▶ Width of a port represents the maximum sum of weights of data tokens that can pass across a port in a single cycle.

3.5.1 Example

Following is a simple example of a shift register, with a parametrizable number of stages:

```
//Shift register consists of a
//producer, connected to a consumer through
//an array of shift register stages.
//The number of stages and delay of
//each stage is parametrizable.
module Top
        submodule S : ShiftRegister<2,1>
        //Instantiate a shift register with 2 stages,
        //each stage having delay=1
end module
module ShiftRegister
        parameter int N = 2 //number of stages
        parameter int DELAY = 1 //delay of each stage
        submodule P : Producer
        submodule C : Consumer
        submodule_array stage[N] : Stage<DELAY>
        net_array n[N+1] : capacity 1
        //make connections
        for i in 0 to (N-1)
                stage[i].pin <= n[i]</pre>
                stage[i].pout => n[i+1]
        end for
        P.pout \Rightarrow n[0]
        C.pin \le n[N]
end module
module Stage
        parameter int DELAY = 1 //delay of each stage
        inport pin
                          : width 1
        outport pout
                           : width 1
```

```
behavior
//<....describe behavior here....>
    end behavior
end module
```

3.6 Keywords

The following is a list of keywords used by the language:

- module
- procedure
- behavior
- \bullet end
- parameter
- \bullet int
- bool
- char

Keywords for declaring structural components:

- inport
- inport_array
- \bullet outport
- \bullet outport_array
- net
- net_array
- \bullet submodule
- $\bullet \ \ submodule_array$
- \bullet width

	Keywords used by behavioral statements:
•	wait
•	until
•	if
•	then
•	else
•	do
•	while
•	nothing
•	run
•	stop
•	simulation
•	log
•	or
•	and
•	not
	Reserved variable names within a module or procedure:
•	this_cycle
•	this_phase
•	$\operatorname{current_time}$
•	parent

• capacity

 \bullet for

 \bullet in

 \bullet to

3.7 Embedding C++ code

Each module gets translated into a C++ class, derived from a base class. C++ code can be embedded at several places in the description using code blocks. Code blocks are of 4 types, depending on where the user-code gets inserted in the translated code:

- 1. *Include block*: contents are inserted at the top of the header file, useful for including header files in the generated code.
- 2. Declaration block: contents are inserted in the body of the class in the header file
- 3. Initialization block: contents are inserted inside the constructor for the class
- 4. Code block statement: the contents become part of a single behavioral statement. A code block statement can only exist within a behavior block. The other 3 can occur anywhere inside the module body, or within the behavior block.

Following example demonstrates code inclusion in a single module. 2 variables are declared, initialized, and their value is modified and printed from within a behavior block:

```
module Foo
       //include a header
       $include #include"my_header.h"
                                           $endinclude
       //declare and initialize variables
       $decl
                 int a; float b;
                                           $enddecl
       $init
                 a=0; b=0;
                                           $endinit
       behavior
            $code
              a=1; b=3.142;
            $endcode;
            wait(10,0);
            $code
              std::cout<<"\n a ="<<a;
              std::cout<<" and b ="<<b;
            $endcode;
     end behavior
end module
```

3.8 Describing Local Behavior

A module can optionally have a behavior block. The behavior block consists of a single thread of execution which can have loops, can fork into parallel branches, and have time delays. The imperative language is inspired from Esterel [?]. This section describes the constructs in the behavior block and explains their semantics.

3.8.1 Execution of the Behavior block

In each phase of simulation, the behavior block of every module is executed once (as listed in section ??). Every module has a *state*. This state comprises values of all variables and constants declared by the user, and some state holders that are inferred implicitly from the description. Execution of a behavior block corresponds to executing a *sequence* of statements which operate on this state. In each phase of simulation, this sequence is executed until it terminates, or converges for the current phase.

3.8.2 Sequence

A sequence is an ordered set of statements. Some type of statements can in-turn contain sequences. Thus the description may contain several nested sequences. Each sequence that occurs in the description is associated with a pointer, which remembers the currently active statement in that sequence.

After executing a sequence, it can have one of the following as its status:

- Converged: the sequence is active, but has converged for the current phase
- Terminated: the sequence has finished executing

Consider a sequence Q with statements $\{S_1, S_2, ... S_n\}$. Let i be a pointer that points to the currently active statement S_i .

Execution of a sequence within a single phase can be described as follows:

3.8.3 Statement

Statements could be atomic, or compound (in-turn containing sequences of statements). When a statement is executed, it can either terminate instantaneously, or converge, and remain active for the next phase. Following is the syntax and behavior of each type of statement:

3.8.4 Code block statement

 $\begin{tabular}{ll} $code \\ $C++ \ statements \\ $endcode \end{tabular}$

The C++ code contained inside the code delimiters is executed as a single behavior block statement, and finishes instantaneously.

3.8.5 Function call statement

identifier (argument_ list)

It is assumed that a C++ function with the same name as *identifier* has been defined, and made visible to the module class. All functions are assumed to return void. Argument list is a comma-separated list of constants and identifiers. If the user wishes the function to modify values of variables, they can be passed to the function as reference arguments. The C++ function-call is treated as a single behavior block statement and finishes instantaneously.

3.8.6 Variable assignment statement

identifier = expression

Expression is evaluated, and its value is assigned to the variable on the left. The statement terminates instantaneously.

3.8.7 Nothing statement

nothing

A nothing statement terminates instantaneously.

3.8.8 Logging statement

log string

Sends *string* to core logger. If logging is enabled, the string gets printed into the log stream.

3.8.9 Wait statement

Wait statements are the only statements that can produce delays. There are 3 types of wait statements:

wait(e1,e2)

Waits for a finite time(e1,e2), where e1 and e2 are expressions whose values correspond to number of cycles and number of phases, respectively.

If e1 and e2 are non-constant expressions, their values are evaluated only once when the statement is activated, and remembered for successive phases for which the statement remains active. When executed, the statement returns status converged if the delay has not elapsed in the current phase, and terminated otherwise.

For example, wait(0,0) terminates instantaneously. A wait(1,1), when executed at time(0,0) has status *converged* upto time(1,0) and terminates at time (1,1).

wait until (expression)

This statement waits until the given expression evaluates to true.

The expression is evaluated *each* time the statement is executed. If the value is non-zero, the statement terminates, else remains converged until the next phase, when the statement is executed again.

For example, wait until (1) terminates instantaneously, and wait until (v1==0) terminates when the value of a variable v1 becomes zero.

wait

A simple wait is equivalent to wait(0,1) and pauses for one phase.

3.8.10 Stop statement

Stop statements are used to stop simulation from within the behavior block. There are 2 kinds of stop statements: stop module and stop simulation.

stop module

Stops the execution of the module in which this statement occurs, and all the modules contained within it, starting from the *next phase* of simulation. All behavior in the current phase is executed until convergence. Stop statement is instantaneous.

Example:

```
behavior
wait(1,0);
stop module;
$code std::cout<<"\nHello"; $endcode;
wait(0,1);
$code std::cout<<" World"; $endcode;
end behavior</pre>
```

This behavior will cause Hello to be printed before simulation stops, as the stop module statement finishes instantaneously, and control goes to the code block statement which is executed in the same phase. Simulation of this module stops from time (1,1) onwards. Behavior of the system up till time (1,0) is executed until convergence.

stop simulation

Stops entire simulation. All behavior is executed till convergence for the current phase, and the simulation stops from next phase onwards. This is equivalent to a stop module statement executed by the Top module.

3.8.11 Run procedure statement

run procedure_instance_name

The run procedure statement is a compound statement. A procedure in turn consists of a sequence of statements. The statement immediately activates the sequence contained inside the procedure. If the sequence inside the procedure converges, the run statement converges. If the procedure terminates, the run statement terminates. Each run statement occurring in

a behavior block should refer to a unique procedure instance, as a procedure instance stores the state of the sequence. Procedures, and their use is described in detail in section 3.8.

3.8.12 If-else statement

```
if expression_b then
sequence_s1
( else
sequence_s2)?
end if
```

The *if statement* is a compound statement, and contains two sequences *s1* and *s2*. The expression is evaluated *once*, immediately when the if-statement is activated. If the expression evaluates to a non-zero value, branch *s1* is activated, else branch *s2* is activated. The statement converges if the active branch converges, and terminates, if the active branch terminates.

```
For example, if(v1<10) then wait(10,0) else wait(20,0) end if
```

waits for 10 cycles, if the value of a variable v1 is less than 10 at the instant the statement is first activated, and waits for 20 cycles otherwise.

3.8.13 Do-while statement

```
\begin{tabular}{ll} $\tt do \\ sequence\_s1 \\ $\tt while $\it expression\_b$ end do \\ \end{tabular}
```

The sequence s1 is immediately activated when the do-while statement begins. If s1 converges, the do-while statement converges too. If s1 terminates, the expression is evaluated, and, if it returns a non-zero value, s1 is activated again. If the expression returns zero, the do-while statement terminates.

If there is no delay in s1, and if the value of expression does not become zero within s1, a loop can execute forever. The user can set an upper bound to the number of loop iterations that are allowed to execute in a single phase. If this limit is crossed, a runtime error is thrown.

```
Example,
count=0;
do
wait;
doStuff(v1);
count=count+1;
while (count<10 and v1!=0) end do</pre>
```

This code executes doStuff(v1) at-most 10 times, once every phase, until v1 becomes zero.

3.8.14 Parallel block

```
[ sequence ( \parallel sequence ) + ]
```

A parallel statement executes all of the sequences contained in it, in parallel.

When a parallel statement is activated, all its child sequences are immediately activated. All the active branches are executed till convergence. A parallel statement terminates if all its branches terminate. If at-least one branch does not terminate, but converges, the parallel statement converges.

Changes made to the behavior block state by one branch are immediately visible to all the other active branches.

Consider the following example:

```
v1=0;
v2=0;
[wait; v1=1; wait until (v2==1) || wait until (v1==1); v2=1; wait]
```

When the parallel statement begins, nothing happens for the first phase. In the second phase, branch 1 sets a variable v1. Branch 2, which is waiting for v1 to be set, immediately sees the updated value of v1, and updates v2 to 1 in the same phase. Branch 1, waiting for v2==1 terminates. In the third phase, branch 2 terminates, and the whole parallel statement finishes.

3.9 Procedures

Procedures in SiTAR are akin to functions in C or C++. A procedure is a sequence of behavioral statements which can be described once, and invoked at multiple places in a SiTAR description. They provide re-usability in description. In addition:

- There is a means to transfer information to and from a procedure. (In C or C++, this is achieved through function arguments and return values)
- A procedure can have local variables.
- Nesting procedures is possible. A procedure can in-turn call another procedure. (**Note:** Recursion is currently not supported. However, it is possible to add this in a future version of the language if needed.)

3.9.1 Describing a Procedure

Modules and procedures are the basic design units in SiTAR. A procedure definition is similar to a module definition, except the following differences:

- 1. a procedure must have a behavior block
- 2. a procedure cannot have any structural components (such as sub-modules, nets and ports)
- 3. procedures must be invoked from within a behavior block of a module or another procedure.

A procedure can have local variables (declared by using code blocks), and also have sub-procedures. A procedure can be global, or local to a module. Section?? gives the syntax for a procedure definition. Following is an example of a simple procedure description that waits 2 cycles and prints Hello World, and updates the value of its local variable a:

```
procedure Foo
    //declare and initialize local variables
    $decl int a; $enddecl;
    $init a=0; $endinit

behavior
    wait (2,0);
    $code std::cout<<"\nHello World"; $endcode;</pre>
```

```
a=3;
end behavior
end procedure
```

3.9.2 Invoking a Procedure

Note: A procedure can be called by a module *as well as* another procedure. In the following discussion, for clarity, the module or the procedure *calling* a procedure is referred to as the *parent*, and the procedure being *called* is referred to, simply as the *procedure*.

A procedure definition gets translated to a C++ class, and each invocation of a procedure becomes an object of this class. This object stores the *state* of the procedure call. The parent that wishes to call a procedure must first declare objects of the Procedure-class' type as its data-members.

Following is an example of a module calling the procedure Foo defined in the previous section.

The instances f1 and f2 become data-members of class A. A single procedure instance can be invoked safely multiple times in a behavior block, if it is known that any two invocations can never be active simultaneously. If two invocations of a single procedure instance are active at the same time (by being within different branches of a parallel block), the behavior is undefined. In such a case separate procedure instances should be used.

3.9.3 Passing Information

Information can be passed between the parent and the procedure instance in two ways:

1. The parent can access public data-members or methods in the procedure instance. This is possible as the procedure instance is a named data-member of the parent class. Consider the example:

```
module A
    //declare two procedure instances of type Foo
    procedure f1,f2 : Foo

behavior
    ... behavioral statements...;
    //modify local variables of f1
    $code f1.a=10; $endcode
    run f1;
    ...
    //read local variables of f1
    if(f1.a==0) then ... end if;
    ...
    end behavior
end module
```

2. The procedure instance can access public data-members or methods of its parent. This is possible by having every procedure instance store a pointer to its parent. This pointer is named parent and is initialized at elaboration time. Depending on the type (class) of the parent pointer, there are two types of procedures: global and local, described in the next section.

3.9.4 Local and Global Procedures

Local Procedure: A local procedure is defined for a particular parent type, and can access members of the parent module's class. The parent pointer is of the same type as the parent class. The parent type that this procedure is meant for, has to be declared when defining the procedure. This is illustrated with the following example:

Procedure Foo will have a parent pointer of type A.

Global Procedure: A global procedure can be used by multiple modules or procedures. The definition of a global procedure omits the 'for (module|procedure) identifier' part. A global procedure has a parent pointer of type base_parent, which is a base class from which all module and procedures classes are inherited. Thus only the methods defined in class base_parent can be accessed using the parent pointer.

3.10 Describing Global Behavior

Besides describing local behavior of modules, SiTAR provides a means of describing global behavior in the system, which can be combined with the local behavior in a well-defined manner.

Task Global behavior is described in terms of tasks. A task represents a system-wide job, possibly involving multiple modules. Many tasks can be active in a system at any time. Tasks are described as a partially ordered sequence of subtasks and the flow of data-tokens between them.

Subtask Each subtask is an atomic unit of work that executes on a single module. Subtasks may produce and consume data-tokens, and use resources on the module.

Resource Resources are objects in a module that subtasks require and may compete for, for their execution. Examples of pre-defined resources are ports, buffers (for storing data-tokens) and an abstract *capacity* attribute.

- Subtasks have a weight attribute
- Capacity resource on a module is the maximum sum of weights of subtasks that can be running at a time on a module

Tasks can be triggered by statements inside behavior block of the module on which the task is assigned to start. Presence of data tokens at the input ports of a module can trigger subtasks on the module. The execution of a subtask can start only when a sufficient set of data tokens is available to the subtask. An active subtask must register its resource requirements with its parent module, and is also responsible for releasing its resources when done. The parent module will allocate resources and run those subtasks whose resource grants have been completed. When a subtask ends, it may create new data tokens which it places in buffers or output nets of the parent module. Data tokens can carry a data payload, as well as routing information about the destination module or the destination subtask. Thus, the modeler must write subtasks so that created data tokens have sufficient information on them.

The user describes tasks and subtasks as classes derived from a set of base classes provided. The user also has to provide a concrete implementation of a TaskFactory class. A TaskFactory is a factory method for instantiating and keeping track of tasks.

3.10.1 Running of subtasks and arbitration

A subtask can be thought of as an finite state machine. Control is passed to it when the parent module calls its run() method. When asked to run, a subtask may register, withdraw or release demands for resources through the parent module.

All active subtasks are run at least once in each phase. When a subtask is run, it may raise a resource demand on the module. The module uses a mechanism (described below) to manage these demands and some of them may be granted. All subtasks which have pending demands and at least one of whose demands has been met are run again. This continues until there are no fresh demands or there are no new demands that can be granted for the current phase.

Arbitration among subtasks is managed as follows:

1. When asked to run, a subtask can make a demand on a resource by passing arguments specific to the resource.

2. The resource registers this demand, and informs the parent module. The module creates a receipt for this demand which is passed on to the subtask. (A single subtask can make multiple demands for a single resource, so each receipt has to be uniquely identifiable).

At this point, the module knows about the subtask demands, and the resources also know about the subtask demands. Now the module may use an arbitration policy to select a subset of demands which are candidates for service by a resource. The resources are instructed by the module to service these demands, and the resource may grant or reject some of them. A subtask can ask a resource-object to withdraw a registered demand, or release a granted demand and notify the parent module. In addition, the module can ask resources to pre-empt granted demands and inform subtasks.

3.10.2 Input/Output of data-tokens by subtasks Input

At the start of a phase, a module may examine all new tokens that have been arrived at its input nets or internal buffers. The module presents these tokens to the task-factory for examination. The task-factory takes appropriate actions necessary to service these tokens, such as creating a task, or passing-on the tokens to an existing task. In response, a task may initiate subtasks on the requesting module to service the tokens.

Each subtasks is assumed to know the type, source(port or buffer name), and number of tokens it requires. When asked to run, a subtask may place a demand on a port or a buffer for performing input. If the demand is granted, the subtask can pull tokens. The pull operation succeeds if there is enough width on the port/buffer to allow the transfer.

Output

To output tokens, a subtask registers a demand at the port or buffer. If it is granted, the subtask proceeds to push tokens. The push operation succeeds if the buffer has sufficient capacity, or the port has sufficient width to allow the transfer, and the output net has sufficient space to accommodate the tokens.

Chapter 4 Translation Scheme

Bibliography

- [1] T. Parr. Antlr V3. [Online]. Available: http://www.antlr3.org/
- [2] OpenMP Architecture Review Board, "OpenMP Application Program Interface Version 3.0," May 2008. [Online]. Available: http://www.openmp.org/mp-documents/spec30.pdf
- [3] N. Karanjkar and M. Desai. Sitar: A framework for modeling cycle-based systems. [Online]. Available: https://nehakaranjkar.github.io/sitar/