

# A Low-Power Low Dropout Regulator for an Energy Management Unit

M K Akif Alvi Arnab

Examiners : Prof. Dr.-Ing. Andreas Bahr

Prof. Dr.-Ing. Matthias Kuhl

Supervisor : M. Sc. Christian Adam

1

## Topics Covered

- Energy Management Unit
- Low Dropout Regulator Basics
- Specifications of the LDO Regulator
- Stability and Frequency Compensation
- LDO Regulator Components Design
- LDO Regulator Simulation Results
- Final Results- Summary
- Possible Improvements

2

## Energy Management Unit

- Supplied through inductive energy transmission.
- Powered by a bank of 4 parallel supercapacitors.
- Lower discharge voltage of the capacitors is achieved by changing the connection from parallel to series, thus increasing the available energy.
- Two low dropout regulators (LDO) : the Main LDO and the low-power LDO.
- Main LDO regulator : Powers the implant.
- Low- power LDO regulator : Powers different circuitry of the energy management unit.




Figure 1: Energy Management Unit of the electronic osteosynthesis implant.

3

## Low Dropout Regulator

- Regulation is maintained for a varying supply voltage.
- Main components:
  - Pass element
  - feedback network
  - reference voltage
  - error amplifier
  - frequency compensation network.
- Main Operational regions :
  - Regulation region
  - dropout region
  - off-region.
- Low quiescent current.




Figure 2 : A basic LDO Regulator [17]




Figure 3: LDO Regulator operating regions [11]

4

# Low Dropout Regulator

- Pass element:
  - Used for transferring large currents from the input to the load.
  - Driven by the error amplifier in a feedback loop.
  - Generally a MOSFET is used as a pass device.
  - Additional step-up voltage converter required for NMOS pass device.
  - PMOS pass transistor configuration doesn't require extra circuit to bias the error amplifier, has a low dropout voltage, typically used in LDO regulators.
- Feedback network:
  - Forms a control loop between the error amplifier and the pass transistor.
  - Scales down the LDO regulator output voltage to compare against the error amplifier reference voltage.
  - A resistive voltage divider is typically used as the feedback network.
  - A series of diode connected PMOS transistors could be used as the voltage divider to reduce area consumption.




Figure 2: A basic LDO Regulator [17]




Figure 3: LDO Regulator operating regions [11]

5

# Low Dropout Regulator

- Error Amplifier:
  - Consumes the most current of the LDO regulator, a simple architecture is desirable.
  - Typically, a two stage operational amplifier is used for achieving a higher gain.
  - Major requirements:
    - High open-loop gain
    - Low quiescent current
    - Operation under low  $V_{in}$  conditions.
    - High bandwidth
    - High power supply rejection
    - High output voltage swing
- Voltage reference:
  - Constant dc 1.2V supply. (Designing the voltage reference wasn't a part of the project work)




Figure 2: A basic LDO Regulator [17]




Figure 3: LDO Regulator operating regions [11]

6

## Specifications of the desired LDO regulator

Parameters	Value
$V_{in,min}$	2V
$V_{in,max}$	5V
$V_{out}$	1.8V
$V_{DO}$	200mV
$I_{load} \text{ (active)}$	25 $\mu$ A
$I_{load} \text{ (inactive)}$	6.7 $\mu$ A

Table 1: LDO regulator specifications obtained from the energy management unit.

7

## Frequency Compensation Approach

- Proper compensation approach is necessary to achieve stability.
- Two types of compensation approach:
  - External compensation:
    - Uses a high valued output capacitor.
    - LDO regulator output pole is the dominant pole.
    - The load capacitor creates an equivalent series resistor (ESR) whose value changes with frequency.
    - The ESR could lead to a modified AC and transient response.
    - Implementation into very small or lightweight equipment isn't possible.
  - Internal compensation:
    - Miller compensation approach.
    - Can be fully integrated onto system-on-chip (SoC).
    - Error amplifier output pole is the dominant pole.




Figure 4: LDO regulator with major pole locations [4]

8

# Frequency Compensation Approach

- Internal compensation:
  - Known as capacitor-less LDOs.
- Approximate pole locations:
  - $f_{p,out} = \frac{1}{2\pi r_{eq} C_{Load}}$
  - $f_{p,EA} = \frac{1}{2\pi r_{out,EA} C_{PT}}$
  - $r_{eq}$  = equivalent resistance at the output node of the LDO regulator
  - $r_{out,EA}$  = equivalent resistance at the output node of the error amplifier
  - $C_{PT}$  = total equivalent capacitor at the pass-transistor gate
  - $C_{Load}$  = load capacitance
- $f_{p,out}$  and  $f_{p,EA}$  both at low frequencies for an uncompensated LDO regulator.
- Internal compensation places  $f_{p,out}$  far away from  $f_{p,EA}$ , ensuring the stability of the LDO regulator.




Figure 4: LDO regulator with major pole locations [4]




Figure 5: Internally compensated LDO regulator [4].

9

# Frequency Compensation Approach

- Internal compensation:
  - $P_d = -\frac{1}{r_{out,EA}(C_C + C_{PT}) + (C_C + C_{Load})r_{eq} + g_{mPT}r_{out,EA}r_{eq}C_C}$
  - $P_{nd} = -\frac{g_{mPT}C_C}{(C_C + C_{Load})C_{PT} + C_C C_{Load}}$
  - $Z = \frac{1}{\left(\frac{1}{g_{mPT}} - R_Z\right)C_C}$




Figure 6: Small-signal equivalent circuit of the open-loop miller compensated LDO Regulator [4].

10

# LDO Regulator Components Design

Parameter	Threshold Voltage Low(V)	Threshold Voltage Typical(V)	Threshold Voltage High(V)	$\mu C_{ox} (\mu \frac{A}{V^2})$
PMA	-1.05	-1.2	-1.35	12.85
NMA	1.13	1.23	1.33	46.16
PE	-0.67	-0.7	-0.73	28.69

Table 2: Process parameters for the transistors

11

# LDO Regulator Components Design

- Pass Transistor:

- 6V PMA transistor.
- $(\frac{W}{L})$  calculation:
  - $V_{in,min} = 2V, V_{in,max} = 5V, I_{load} = 25\mu A, V_{out} = 1.8V$
  - $V_{SG} = V_s - V_G = 2V - 300mV = 1.7V$
  - $I_D = \mu_p C_{ox,p} \frac{W}{L} \left[ (V_{SG} - V_{Th,p}) - \frac{V_{SD}}{2} \right] V_{SD}$
  - $\left( \frac{W}{L} \right)_{Pass} = \frac{I_{load}}{\mu_p C_{ox,p} \left[ (V_{SG} - V_{Th,p}) - \frac{V_{SD}}{2} \right] V_{SD}} \approx 24$
  - $L = 2.5\mu m, W = 68\mu m$

Parameter	Value
Minimum input voltage $V_{in,min}$	2V
Load current $I_{load}$	25 $\mu A$
Channel Width, W	68 $\mu m$
Channel Length, L	2.5 $\mu m$

Table 3: Parameters for the pass device

12

# LDO Regulator Components Design

- Feedback Network:

- $V_{out} = 1.8V$ ;  $V_{ref} = 1.2V$
- $\frac{V_{out}}{V_{ref}} = \frac{R_{f1} + R_{f2}}{R_{f2}}$ ;  $\frac{V_{out}}{V_{ref}} = 1 + \frac{R_{f1}}{R_{f2}}$ ;  $\frac{R_{f1}}{R_{f2}} = \frac{1.8}{1.2} - 1$ ;  $\frac{R_{f2}}{R_{f1}} = 2:1$
- $I_{req} = \frac{V_{out}}{R_{f1} + R_{f2}}$
- $I_{req} = 0.05\% \text{ of } I_{load} (25\mu A) = 13nA$
- $R_{f2} = \frac{V_{ref}}{I_{req}} = \frac{1.2V}{13nA} = 92.3M\Omega$
- $R_{f1} = \frac{V_{out}}{I_{req}} - R_{f2} = \frac{1.8V}{13nA} - 92.3M\Omega = 46.15M\Omega$




Figure 7: Basic LDO Regulator [17]

13

# LDO Regulator Components Design

- Feedback Network:

- 1.98V PE transistor.
- $\left(\frac{W}{L}\right)$  calculation:
  - $I_{req} = 13nA$
  - $n$  (sub-threshold swing coefficient) = 1.5
  - $V_{SD} = V_{SG} = 600mV$
  - $V_t$  = Thermal voltage = 26mV
  - $\left(\frac{W}{L}\right)_{feedback} = \frac{I_{req}}{\mu_p C_{ox,p} (n-1) V_t^2 e^{-V_{Th}/nV_t} e^{-V_{SG}/nV_t (1-e^{-V_{SD}/V_t})}} \approx 8.11$
  - From simulation,  $\left(\frac{W}{L}\right)_{feedback} \approx 0.9$
  - $W = 2\mu m$ ,  $L = 2.22\mu m$

Parameter	Value
Output voltage $V_{out}$	1.8V
Reference Voltage $V_{ref}$	1.2V
Bias current $I_{req}$	13nA
Channel Width, W	2 $\mu m$
Channel Length, L	2.22 $\mu m$

Table 4: Parameters for the feedback network

14

# LDO Regulator Components Design

Parameter	Value
Open-loop DC gain	60dB
Phase margin	90°
Settling time	$30\text{Hz} \times 10 = 3000\text{Hz}$ $= 333.33 \mu\text{s}$
Unity gain frequency	$1/t_{\text{settling}} = 3\text{kHz}$
Slew rate	0.015V/ $\mu\text{s}$
Load capacitance	170.79fF

Table 5: Error amplifier assumed specifications

Parameter	Transistor Used	Width(W) ( $\mu\text{m}$ )	Length(L) ( $\mu\text{m}$ )	Operating region
M <sub>1,2</sub>	6V NMA	200	1	Sub-threshold
M <sub>3,4</sub>	6V PMA	2.5	2.5	Saturation
M <sub>5</sub>	6V NMA	8	1	Saturation
M <sub>6</sub>	6V PMA	2.5	1	Saturation
M <sub>7</sub>	6V NMA	8	1	Saturation
M <sub>8</sub>	6V NMA	8	1	Saturation

Table 6: Error amplifier transistor sizes and operating regions

Parameter	Value
C <sub>c</sub>	20pF
R <sub>z</sub>	163.6K $\Omega$

Table 7: Error amplifier frequency compensation parameters

15

## LDO Regulator Components Design




Figure 8: Error amplifier schematic

16



## LDO Regulator Frequency Compensation Parameters

- $PM = 75^\circ; A_v = 60dB$

$$PM = 180^\circ - \arctan\left(\frac{\omega_u}{\omega_{p1}}\right) - \arctan\left(\frac{\omega_u}{\omega_{p2}}\right) - \arctan\left(\frac{\omega_u}{\omega_{z1}}\right)$$

$$\arctan\left(\frac{\omega_u}{\omega_{p2}}\right) = 180^\circ - 75^\circ - \arctan(A_v) \arctan\left(\frac{\omega_u}{10 \times \omega_u}\right)$$

$$\frac{gm_{in}}{C_c} = 0.18 \times \frac{\omega_{p2}}{C_L}$$

$$\frac{gm_{in}}{C_c} = 0.18 \times \frac{10 \times gm_{in}}{C_L}$$

$$C_c \geq 0.55 \times C_L$$

Parameter	Value
$C_c$	100fF
$C_L$	1pF
$R_z$	14.15K $\Omega$

Table 8: Frequency compensation parameters

- $z = \frac{1}{\left(\frac{1}{gm_{PT}} R_z\right) C_c}$
- $R_z = \frac{1}{gm_{PT}}$

17




Figure 9: Schematic of the designed LDO Regulator

18

## DC Analysis

- Regulated 1.8V output voltage for an input voltage of 1.9443 or above.
- $V_{DO} = 145mV$




Figure 10: Input-output characteristics

19

## AC Analysis




Figure 11: LDO regulator frequency response at  $V_{in} = 2V$  for (a)  $I_{load} = 6.7\mu A$  and (b)  $I_{load} = 25\mu A$

Parameter	$I_{load} = 6.7\mu A$	$I_{load} = 25\mu A$
DC gain $A_{DC}$ (dB)	77.5	55.5
Bandwidth (Hz)	18	26
Unity Gain Frequency (kHz)	430.916	42.94
Phase Margin (degrees)	88.35	92.8

Table 9: AC simulation parameters for  $V_{in} = 2V$

20

## AC Analysis




Figure 12: LDO regulator frequency response at  $V_{in}=5V$  for (a)  $I_{load} = 6.7\mu A$  and (b)  $I_{load} = 25\mu A$

Parameter	$I_{load} = 6.7\mu A$	$I_{load} = 25\mu A$
DC gain $A_{DC}$ (dB)	90.7	86.3
Bandwidth (Hz)	12.8	11.5
Unity Gain Frequency (MHz)	1.34	1.58
Phase Margin (degrees)	64.36	76.5

Table 10: AC simulation parameters for  $V_{in} = 5V$

21

## Power Supply Rejection(PSR)

- Defines the regulator's capacity to prevent fluctuation of the output voltage due to the changes in the input voltage.




Figure 13: LDO regulator PSR at (a)  $V_{in} = 2V$  (b)  $V_{in} = 5V$  at  $I_{load} = 25\mu A$

Input voltage $V_{in}$	PSR (dB) ( at 1kHz)
2V	-30.4771
5V	-74.5958

Table 11: LDO regulator PSR at (a)  $V_{in} = 2V$  (b)  $V_{in} = 5V$  for  $I_{load} = 25\mu A$

22

## Power Supply Rejection(PSR)

- Defines the regulator's capacity to prevent fluctuation of the output voltage due to the changes in the input voltage.




Figure 14: LDO regulator PSR at (a)  $V_{in} = 2V$  (b)  $V_{in} = 5V$  for  $I_{load} = 6.7\mu A$

Input voltage $V_{in}$	PSR (dB) ( at 1kHz)
2V	-53.6812
5V	-74.2362

Table 12: LDO regulator PSR at (a)  $V_{in} = 2V$  (b)  $V_{in} = 5V$  for  $I_{load} = 6.7\mu A$

23

## Transient Simulation

- Tests the circuit behavior in real-time with varying signals.
- Line transient : Displays the LDO regulator output behavior with a varying supply voltage.
  - Input signal rise time:
    - Analyzed from the simulation results of the capacitor bank from the energy management unit.
  - Input signal fall time :
    - Fastest discharging of the supercapacitors possible when all are in series connection.
    - $C_{eq} = 2.75mF, R_{Load} = 3.6k\Omega, R_{ESR} = 160\Omega$
    - Time constant of discharging,  $\tau = C_{eq}(R_{Load} + 4R_{ESR}) = 11.66s$
    - $V(t) = V_{init} e^{-\frac{t}{\tau}}$  ;  $V(t) = 2V, V_{init} = 5V$
    - Time  $t$  for the voltage to reduce from 5V to 2V = 10.68s
    - $\frac{dV}{dt} = -\frac{V_{init}}{\tau} e^{-\frac{t}{\tau}} = -\frac{171.58mV}{s}$  ,  $t_f = \frac{\Delta V}{SR} = 17.48s$
- LDO regulator Input signal  $t_{rise} = t_{fall} = 300\mu s$




Figure 15: Transient simulation result of the capacitor bank from the energy management unit

Topology switch	Rise time
Topology 1 to 2	18.3ms
Topology 2 to 3	1.3ms

Table 13: Capacitor voltage rise time during topology switch

24

## Transient Simulation- Line Transient Response




Figure 16: LDO regulator line transient response at (a)  $I_{load} = 6.7\mu A$  (b)  $I_{load} = 25\mu A$  with  $t_{rise} = t_{fall} = 300\mu s$

$I_{load} (\mu A)$	Max. Overshoot (mV)
6.7	3.3
25	25

Table 14: Line transient response maximum overshoot with  $t_{rise} = t_{fall} = 300\mu s$

25

## Transient Simulation

- Load transient : Displays the LDO regulator output behavior with a varying load current.
- Input signal rise time and fall time:
  - Input signal  $t_{rise} = t_{fall} = 60\mu s$  ( from the behavior of the comparator of the energy management unit)




Figure 17: Transient response of the comparator supply current from the energy management unit to analyze its (a) rise time (b) fall time.

Rise time	70μs
Fall time	61μs

Table 15: Rise time and fall time analysis of the comparator supply current from the energy management unit

26

## Transient Simulation- Load Transient Response




Figure 18: LDO regulator Load transient response at (a)  $V_{in} = 2V$  (b)  $V_{in} = 5V$  for  $I_{load} = 6.7\mu A$  to  $25\mu A$

$V_{in}$ (V)	Max. Overshoot (mV)	Max. Undershoot (mV)
2	28	43
5	24	23.9

Table 16: Load transient response maximum overshoot and undershoot

27

## Transient behavior under process variations

- Process variations:
  - Typical corner (normal NMOS and normal PMOS)




Figure 19: LDO regulator performance at Typical corner for (a)  $V_{in} = 2V$  and (b)  $V_{in} = 5V$

$V_{in}$ (V)	Max. Undershoot (mV)	Max. Overshoot (mV)
2	43	29
5	23.9	24.4

Table 17: LDO regulator maximum undershoot and overshoot at Typical corner

28



## Transient behavior under process variations

- Process variations:
  - Worst power (fast NMOS and fast PMOS)




Figure 20: LDO regulator performance at Worst power corner for (a)  $V_{in} = 2V$  and (b)  $V_{in} = 5V$

$V_{in}$ (V)	Max. Undershoot (mV)	Max. Overshoot (mV)
2	23	22.8
5	18.3	20

Table 18: LDO regulator maximum undershoot and overshoot at Worst power corner

29

## Transient behavior under process variations

- Process variations:
  - Worst speed (slow NMOS and slow PMOS)




Figure 21: LDO regulator performance at Worst speed corner for (a)  $V_{in} = 2V$  and (b)  $V_{in} = 5V$

$V_{in}$ (V)	Max. Undershoot (mV)	Max. Overshoot (mV)
2	125.5	40.8
5	63.2	31.7

Table 19: LDO regulator maximum undershoot and overshoot at Worst speed corner

30

## Transient behavior under temperature variations

- Temperatures:  $-40^{\circ}\text{C}$ ,  $0^{\circ}\text{C}$ ,  $60^{\circ}\text{C}$ ,  $120^{\circ}\text{C}$




Figure 22: LDO regulator performance at  $V_{in} = 2\text{V}$  for varying temperatures

Temperature ( $^{\circ}\text{C}$ )	Max. undershoot (mV)	Max. overshoot (mV)
-40	130	30
0	50	28
60	45	30
120	58	40

Table 20: LDO regulator maximum undershoot and overshoot for varying temperatures at  $V_{in} = 2\text{V}$

31

## Transient behavior under temperature variations

- Temperatures:  $-40^{\circ}\text{C}$ ,  $0^{\circ}\text{C}$ ,  $60^{\circ}\text{C}$ ,  $120^{\circ}\text{C}$




Figure 23: LDO regulator performance at  $V_{in} = 5\text{V}$  for varying temperatures

Temperature ( $^{\circ}\text{C}$ )	Max. undershoot (mV)	Max. overshoot (mV)
-40	65	25
0	30	23
60	30	26
120	40	30

Table 21: LDO regulator maximum undershoot and overshoot for varying temperatures at  $V_{in} = 5\text{V}$

32



## DC Line Regulation

- Defined as the change in output voltage in response to a change in the input voltage at a fixed load current.
- $$LNR = \frac{\Delta V_{out}}{\Delta V_{in}}$$
- Commonly tested under maximum load current.
- LNR 0.20mV/V at the point of maximum slope.




Figure 24: LDO regulator Line Regulation

33

## DC Load Regulation

- Defined as the rate of change of the output voltage in response to a change in the load current, at a constant input voltage.
- $$LDR = \frac{\Delta V_{out}}{\Delta I_{load}}$$
- Load current is varied from 0 to 25μA.
- LDR 0.026mV/μA at the point of maximum slope for V<sub>in</sub> = 2V.
- LDR 8μV/μA at the point of maximum slope for V<sub>in</sub> = 5V.




Figure 25: LDO regulator load regulation for (a) V<sub>in</sub> = 2V (b) V<sub>in</sub> = 5V

34

## Efficiency

- Current efficiency  $\eta_I = \frac{I_{load}}{I_{in}} = \frac{I_{load}}{I_{load} + I_Q}$
- Power efficiency  $\eta = \frac{V_{in} - V_{DO}}{V_{in}} * \eta_I = \left[ 1 - \frac{V_{DO}}{V_{in}} \right] \eta_I$
- Quiescent current  $I_Q$  :

Parameter	Error amplifier	Pass transistor	Feedback network	Total consumption
$I_Q$	3.1799 $\mu$ A	13.1nA	13.11nA	3.2 $\mu$ A

Table 22: LDO Regulator total current consumption

- $I_{load(active)} = 25\mu$ A,  $I_{load(inactive/average)} = 6.7\mu$ A,  $V_{in} = 2$ V,  $V_{DO} = 145$ mV
- $\eta_I = 88.65\%$ ,  $\eta = 82.22\%$  for  $I_{load(active)}$
- $\eta_I = 67.67\%$ ,  $\eta = 62.76\%$  for  $I_{load(inactive/average)}$

35

## Final results- Summary

Parameter	Specification	Nominal Results
$V_{out}$	1.8V	1.8V
$V_{DO}$	<0.2V	145mV
$I_Q$	-	3.2 $\mu$ A
Gain (worst case)	-	55.5dB
Unity Gain Frequency (worst case)	-	42.94kHz
Phase margin (worst case)	>45 <sup>0</sup>	64.36 <sup>0</sup>
Power efficiency ( $I_{load,active}$ )	-	82.22%
Power efficiency ( $I_{load,inactive/average}$ )	-	62.76%

Table 23: Comparison between specification and final result of the designed LDO regulator

36

## Possible Improvements

- Instead of a constant voltage source, a voltage reference circuit can be designed as the reference voltage of the error amplifier.
- The common-source PMOS transistor at the error amplifier output stage could be biased in triode region to increase the open-loop gain for higher load currents [4].
- A current amplifier could be used as a capacitance multiplier instead of a high valued Miller capacitor to save chip area [15].

37

## Reference

- [1] Wira Adhitama. "Simple Equation for Capacitor Charging With RC Circuits". url: <https://wiraelectrical.com/equation-for-capacitor-charging/>.
- [2] Bhupendra K Ahuja. "An improved frequency compensation technique for CMOS operational amplifiers". inIEEE journal of solid-state circuits: 18.6 (1983), pages 629–633.
- [3] Phillip E Allen and Douglas R Holberg. CMOS analog circuit design. Elsevier, 2011.
- [4] Carlos Felipe Ventura Arizmendi. "A 0.18  $\mu\text{m}$  CMOS Internally-Compensated Low-Dropout Voltage Regulator". 2014.
- [5] R Jacob Baker. CMOS: circuit design, layout, and simulation. John Wiley & Sons, 2019.
- [6] Miroslaw Cermak. ""Design of low-dropout voltage regulator"". mathesis. Czech Republic: Czech Tech. Univ. in Prague, 2016.
- [7] Chaitanya K Chava and José Silva-Martinez. "A frequency compensation scheme for LDO voltage regulators". inIEEE Transactions on Circuits and Systems I: Regular Papers: 51.6 (2004), pages 1041–1050.
- [8] Paulo Cesar Crepaldi and others. "A low power CMOS voltage regulator for a wireless blood pressure biosensor". inIEEE Transactions on Instrumentation and Measurement: 61.3 (2011), pages 729–739.
- [9] Gianluca Giustolisi, Gaetano Palumbo and Ester Spitale. "Robust Miller compensation with current amplifiers applied to LDO voltage regulators". inIEEE Transactions on Circuits and Systems I: Regular Papers: 59.9 (2012), pages 1880–1893.
- [10] Paul R Gray and Robert G Meyer. "MOS operational amplifier design-a tutorial overview". inIEEE journal of solid-state circuits: 17.6 (1982), pages 969–982.
- [11] Guruprasad. "Power Management Circuits, Guruprasad Assistant Professor, senior Scale ECE Department, MIT, Manipal". url: <https://www.researchgate.net/publication/303312570>.
- [12] Institute for Integrated Circuits, Hamburg University of Technology. "ACDLab\_WS1920\_T02\_opamp\_analysis". University Lecture. 2019-20.
- [13] Kay-Ove Jensen. An Energy Management Integrated Circuit for a Bank of Supercapacitors. Master project work, Institute for Integrated Circuits, Hamburg University of Technology. 2021.
- [14] Pablo Mendoza-Ponce and others. "Super-capacitors for implantable medical devices with wireless power transmission". in2018 14th Conference on Ph. D. Research in Microelectronics and Electronics (PRIME): IEEE. 2018, pages 241–244.

38

## Reference

- [15] Robert J Milliken, Jose Silva-Martinez and Edgar Sánchez-Sinencio. "Full on-chip CMOS low-dropout voltage regulator". in IEEE Transactions on Circuits and Systems I: Regular Papers: 54.9 (2007), pages 1879–1890.
- [16] Glenn Morita. "Understand Low-Dropout Regulator (LDO) Concepts to Achieve Optimal Designs". url: <https://www.analog.com/en/analog-dialogue/articles/understand-ldo-concepts.html>.
- [17] Mehdi Nasrollahpour and others. "ECP technique based capacitor-less LDO with high PSRR at low frequencies, -89dB PSRR at 1MHz and enhanced transient response". in 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD): IEEE, 2017, pages 1–4. isbn: 978-1-5090-5052-9. doi: 10.1109/SMACD.2017.7981570.
- [18] Michael H. Perrott. "Analysis and Design of Analog Integrated Circuits Lecture 16 Subthreshold Operation and gm/Id Design". url: <https://www.cpsim.com/CircuitLectures/Lecture16.pdf>.
- [19] Prof. Dr.-Ing. Matthias Kuhl, Institute for Integrated Circuits, Hamburg University of Technology. "Chapter 4: Operational Amplifiers – From Single Stage to Two Stage –". University Lecture. 2020.
- [20] Behzad Razavi. Design of analog CMOS integrated circuits., 2005.
- [21] Guoyong Shi. "Symbolic Behavioral Modeling for Slew and Settling Analysis of Operational Amplifiers". url: <https://www.researchgate.net/publication/230603210>.
- [22] Ramy Tantawy and Elizabeth J Brauer. "Performance evaluation of CMOS low drop-out voltage regulators". in The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS'04. volume 1. IEEE, 2004, pages I–141.
- [23] Chetali Yadav and Sunita Prasad. "Low voltage low power sub-threshold operational amplifier in 180nm CMOS". in 2017 Third international conference on sensing, signal processing and security (ICSSS): IEEE, 2017, pages 35–38.

39

# Thank You

40