Mapping Unikernels with TAG based architectures



Akilan Selvacoumar

Mathematics and Computer Sciences Heriot Watt University

> Year 1 progression report of: Doctor of Philosophy



Declaration

I hereby declare that except where specific reference is made to the work of others, the contents of this dissertation are original and have not been submitted in whole or in part for consideration for any other degree or qualification in this, or any other university. This dissertation is my own work and contains nothing which is the outcome of work done in collaboration with others, except as specified in the text and Acknowledgements. This dissertation contains fewer than 65,000 words including appendices, bibliography, footnotes, tables and equations and has fewer than 150 figures.

Akilan Selvacoumar October 2022

Acknowledgements

And I would like to acknowledge ...

Abstract

This is where you write your abstract ...

Table of contents

Li	st of f	igures		XV
Li	st of t	ables		xvii
No	omeno	clature		xix
1	Intr	oduction	n	1
2	Mot	ivation		3
3	Rese	earch Q	uestions	5
4	Lite	rature F	Review	7
	4.1	TAG ba	ased architecture survey	7
		4.1.1	Timder V	7
		4.1.2	ARM MTE	8
		4.1.3	D-RI5CY	8
		4.1.4	TMDFI	10
		4.1.5	HyperFlow	10
		4.1.6	SDMP	10
		4.1.7	Typed Architecture	10
		4.1.8	Dover	10
		4.1.9	Shakti-T	10
		4.1.10	HDFI	10
		4.1.11	lowRISC	10
		4.1.12	Taxi	10
		4.1.13	Pump	10
		4.1.14	CHERI	10
		4.1.15	SPARC M7/M8 SSM	10

xii Table of contents

7	Research Ti	imeline	
6	Research Go	oals	
5	Expirement	s	
	4.1.45	Burroughs	
	4.1.44	HEP	
	4.1.43	Lisp Machine	
	4.1.42	SPUR	
		KCM	
		M-Machine	
		XOM	
		Aries	
		Mondriaan	
		AEGIS	
		DIFT	
		Minos	
		SecureBit	
		Raksha	
		SECTAG	
		FLexiTaint	
		Loki	
		HardBound	
		DIFT Coprocessor	
		TIARA	
		GLIFT	
		Execution Leases	
	4.1.22	FlexCore	
	4.1.21	SIFT	
	4.1.20	Shioya, et al	
	4.1.19	Harmoni	
	4.1.18	DataSafe	
	4.1.17	SAFE	
	4.1.16	Low-Fat Pointers	

Table of contents	xiii
8 Conclusion	17
References	19
References	21
Index	23

List of figures

List of tables

Nomenclature

Roman Symbols

F complex function

Greek Symbols

 γ a simply closed curve on a complex plane

 ι unit imaginary number $\sqrt{-1}$

 $\pi \simeq 3.14...$

Superscripts

j superscript index

Subscripts

0 subscript index

crit Critical state

Other Symbols

 \oint_{γ} integration around a curve γ

Acronyms / Abbreviations

ALU Arithmetic Logic Unit

BEM Boundary Element Method

CD Contact Dynamics

CFD Computational Fluid Dynamics

xx Nomenclature

CIF Cauchy's Integral Formula

CK Carman - Kozeny

DEM Discrete Element Method

DKT Draft Kiss Tumble

DNS Direct Numerical Simulation

EFG Element-Free Galerkin

FEM Finite Element Method

FLOP Floating Point Operations

FPU Floating Point Unit

FVM Finite Volume Method

GPU Graphics Processing Unit

LBM Lattice Boltzmann Method

LES Large Eddy Simulation

MPM Material Point Method

MRT Multi-Relaxation Time

PCI Peripheral Component Interconnect

PFEM Particle Finite Element Method

PIC Particle-in-cell

PPC Particles per cell

RVE Representative Elemental Volume

SH Savage Hutter

SM Streaming Multiprocessors

USF Update Stress First

USL Update Stress Last

Introduction

Motivation

Research Questions

Literature Review

The literature review is split into 3 sections. The first section talks about the papers surveyed for Unikernels and the 2nd section talks about papers surveyed for TAG based architectures and the third sections talks about the possible incentives of combining them both which helps answer the research questions stated (TODO: Add reference to research question section).

4.1 TAG based architecture survey

The following was a survey conducted on exisisting TAG based implementations and the recent survey based on TAG based architectures (//TODO add survey reference) published in 2022 was a good staring point to understand about various implementations of TAG based architectures with the high level metrits and limitations. The following section provides our own version of the Survey to help decide the best implementations to answer the research questions (//TODO reference research questions chapter).

According to the TAG based architecture survey (//TODO add survey reference) there are 37 published efforts on TAG based architectures over the past decade and 20 published efforts preceding that.

4.1.1 Timder V

It is a tagged memory architecture for flexible and efficient isolation of code and data on small embedded systems. The TAG isolation is augmented with a memory protection unit to isolate induvidual processes. Timber V is compatible with exsisting code. The contributions of the paper are:

• Efficient tagged memory architecture for isolated execution on low-end processors.

8 Literature Review

 Concept introducted called stack interleaving that allows efficient and dynamic memory management.

- Lightweight shared memory between enclaves.
- Efficient shared MPU (i.e Memory Protection Unit) design.

4.1.2 ARM MTE

The ARMv8.5-Memory Tagging Extension (MTE) aims to increase the memory safety written for unsafe languages without requiring source code changes and in certain cases without recompilation. It generally foicuses on the bounds checking use case, Though it provides limited tags which means it can only provide probablilistic overflow detection. It is one of the latest commercial incarnations of memory-safety-focused tagged architectures.

4.1.3 **D-RI5CY**

It provides a design a design and implementation of a hardware dynamic information flow tracking (DIFT) architecture for RISC-V processor cores. The paper presents a low overhead implementation of DIFT that is specialized for low-end embedded systems for IOT applications. The following are high level contributions:

- Design f D-RI5CY, A DIFT-protected implementation of the RI5CY processor core.
 The paper implements the modification of the DIFT TAG propogation and TAG checking mechanism in a way that is transparent to the execution of the regular instructions.
- Concept introducted called stack interleaving that allows efficient and dynamic memory management.
- Lightweight shared memory between enclaves.
- Efficient shared MPU (i.e Memory Protection Unit) design.

10 Literature Review

- **4.1.4** TMDFI
- 4.1.5 HyperFlow
- 4.1.6 SDMP
- **4.1.7** Typed Architecture
- **4.1.8 Dover**
- 4.1.9 Shakti-T
- 4.1.10 HDFI
- **4.1.11 lowRISC**
- 4.1.12 Taxi
- 4.1.13 Pump
- 4.1.14 CHERI
- 4.1.15 SPARC M7/M8 SSM
- 4.1.16 Low-Fat Pointers
- 4.1.17 **SAFE**
- 4.1.18 DataSafe
- **4.1.19** Harmoni
- 4.1.20 Shioya, et al.
- 4.1.21 SIFT
- 4.1.22 FlexCore
- **4.1.23** Execution Leases
- 4.1.24 GLIFT
- **4.1.25** TIARA
- 4.1.26 DIFT Coprocessor
- 4.1.27 HardBound
- 4.1.28 Loki

Expirements

Research Goals

Research Timeline

Conclusion

References

References

Index

LaTeX class file, 1