
CO221 — Digital Design


SR latch with NOR gates



S	R	Q Q'	
1	0	1 0	(after $S = 1$, $R = 0$) (after $S = 0$, $R = 1$) (forbidden)
0	0	1 0	(after $S = 1, R = 0$)
0	1	0 1	
0	0	0 1	(after $S = 0, R = 1$)
1	1	0 0	(forbidden)
			-

(b) Function table


SR latch with NAND gates



S	R	Q	Q'	_
1	0	0	1	(after $S = 1$, $R = 0$) (after $S = 0$, $R = 1$) (forbidden)
1	1	0	1	(after $S = 1, R = 0$)
0	1	1	0	
1	1	1	0	(after $S = 0, R = 1$)
0	0	1	1	(forbidden)
				_


(b) Function table

D latch (gated)



S	R	Q	Q'	_
1	0	0	1	(often $S = 1$ $D = 0$)
0	1	1	0	(alter S = 1, R = 0)
1 0	1 0	1 1	0 1	(after $S = 1$, $R = 0$) (after $S = 0$, $R = 1$) (forbidden)

(b) Function table




En D	Next state of Q
0 X 1 0 1 1	No change $Q = 0$; reset state $Q = 1$; set state


(a) Logic diagram

(b) Function table


Graphic symbols for latches




Clock response in latch and flip-flop



Master-slave D flip-flop




Graphic symbol for edge-triggered D flip-flop




T Flip-Flop

T Flip-Flop

T	Q(t + 1)	
0	Q(t)	No change
1	Q'(t)	Complement



4-bit binary ripple counter



Asynchronous set and reset

