
## CO<sub>503</sub> - 2020 Advanced Embedded Systems

### **Processor Customizations**

ISURU NAWINNE


#### **SoC Design & Prototyping using FPGA Tools**



- FPGA  $\rightarrow$  logic blocks
- MIPS CPU (Nios II)
- Other hardware components (IP blocks)
- Hardware software co-design
- Memory-mapped I/O
- We used a general purpose CPU

#### RECAP...

#### **System Overview**




#### APPLICATION - SPECIFIC SYSTEMS

#### Customizing a CPU for a specific application


- Why customize?
- General-purpose processors vs. ASIP
- What type of customizations are available?
  - ISA extensions / custom instructions
  - Memory sub-system optimizations (cache memory)

#### BACK TO COMPUTER ARCHITECTURE

#### Source Code, Compiler & ISA



If there are many multiplications in the code ... ?



**ISA**Set of instructions:

load store

xor

add

mu1

And supporting hardware

We can industruction!
instruction in the ISA,
Repeatedly use add,
and implement the
required hardware

(sequence of


instructions)

5

#### The process of adding a custom instruction...

- 1) Analyse the *source-code* along with the *assembly code*
- Identify time consuming blocks (repeating, multiple instructions)
- 3) Define a *single instruction* to replace such blocks
- 4) Design the *hardware* required to implement that instruction
- 5) Integrate the new hardware into the datapath!
- 6) How to use the custom instruction?
  - Integrate with system libraries, and use explicitly
  - Implement compiler support

#### **Custom instructions in NIOS II processor**



Read the given user guide

# Adding a custom instructions to a NIOS II processor (Hardware)

- 1) Create the hardware unit for the custom instruction (*HDL*)
- 2) Add as a New Component to the library in Qsys
  - a. give a name "CRC\_CUSTOM"
  - b. provide the HDL files and denote the top-level, then analyze
  - c. set up the interfaces and signals (guide!)
- 3) Add an instance of CRC\_CUSTOM and name it "crc"
- 4) Assign a selection index base value (o) (what is this?)
- 5) Connect "crc" to the *custom\_instruction\_master* port of the CPU
- 6) Add a second timer (at *us* scale) and name it "high\_resolution\_timer"
- 7) Generate and compile

# Adding a custom instructions to a NIOS II processor (Software)

- 2) Study the provided source code
  - a. CRC algorithm needs to calculate the remainder of a division
  - b. method 1: iterative modulo 2 division in S/W
  - c. method 2: using a look-up table (optimized)
  - d. method 3: using the custom instruction (XOR and shift in H/W, in parallel)
- 3) Assign the "high\_resolution\_timer" for time-stamping (BSP)
- 4) Build and run. Compare the performance of the three methods

#### System-on-Chip Design

