CS1050 Computer Organization and Digital Design Lab 5 — Counter with External Input 210113L Akindu Induwara

Introduction

- In this lab, we have to design a 3-bit counter
- the direction of counting is controlled based on an external input.
- When input button is switched off, counter runs clockwise. When it is switched on, we will count runs anticlockwise

Truth Table

Т				T+1					
Q2	Q1	Q0	В	Q2	Q1	Q0+	D2	D1	D0
0	0	0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	1	0	0
0	0	1	0	0	1	1	0	1	1
0	0	1	1	0	0	0	0	0	0
0	1	1	0	1	1	1	1	1	1
0	1	1	1	0	0	1	0	0	1
1	1	1	0	1	1	0	1	1	0
1	1	1	1	0	1	1	0	1	1
				U		1	0		
1	1	0	0	1	0	0	1	0	0
1	1	0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0	0
1	0	0	1	1	1	0	1	1	0

K-Maps

	Q2 Q	1		D0 = Q2'.B' +Q1.B	
Q0 B	00	01	11	10	
00	1	Х	0	0	
01	0	Χ	1	0	
11	0	Χ	1	X	
10	1	1	0	Χ	
	Q2 Q	1		D1 = Q0.B' +B.Q2	
Q0 B	00	01	11	10	
00	0	X	0	0	
01	0	X	1	1	
11	0	0	1	Χ	
10	1	1	1	Χ	
	Q2 Q	1		D1 = Q0.B' +B.Q'	
Q0 B	00	01	11	10	
00	0	Χ	1	0	
01	1	Χ	1	1	
11	0	0	0	Χ	
10	0	1	1	Χ	


D_FF - VHDL

```
Project Summary X D_FF.vhd
                              ×
E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/D_FF.vhd
Q | 🕍 | ← | → | X | 📳 | 🛍 | X | // | III | ♀ |
26 -- arithmetic functions with Signed or Unsigned values
    --use IEEE.NUMERIC STD.ALL;
27 :
28
    -- Uncomment the following library declaration if instantiating
29 !
    -- any Xilinx leaf cells in this code.
    --library UNISIM;
31 '
32 -- use UNISIM. VComponents.all;
33
34 - entity D FF is
        Port ( D : in STD LOGIC;
                Res : in STD LOGIC;
36
                Clk : in STD LOGIC;
37
38 '
                Q : out STD LOGIC;
39
                QBar : out STD LOGIC);
40 ← end D FF;
41
42 - architecture Behavioral of D FF is
43 | begin
44 🗇
        process (Clk) begin
45 🗇
             if (rising edge (Clk)) then --Check for rising-edge of clock pulse
46 🖯
                 if Res = '1' then --Clear output if reset zs high
47
                     Q<='0';
48
                     QBar<='1';
49
                 else
                                         --Else output same as input
50
                      Q \le D;
51
                     QBar<=not D;
52 🗀
                 end if:
53 🗀
             end if:
54
        end process;
55 \(\hatcharpoonup \) end Behavioral;
56 i
```

D_FF_Sim - VHDL

```
× D FF.vhd
Project Summary
E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/D_FF.vhd
     -- arithmetic functions with Signed or Unsigned values
26
    -- use IEEE.NUMERIC STD.ALL;
28
29 !
    -- Uncomment the following library declaration if instantiating
30 : -- any Xilinx leaf cells in this code.
31
    --library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 - entity D FF is
       Port ( D : in STD LOGIC;
35 1
               Res : in STD LOGIC;
36
                Clk : in STD LOGIC;
37
                Q : out STD LOGIC;
38
39
                QBar : out STD LOGIC);
40 \(\hat{\rightarrow}\) end D FF;
41
42 architecture Behavioral of D FF is
43 ! begin
44 🖯
        process (Clk) begin
45 □
             if (rising_edge (Clk)) then --Check for rising-edge of clock pulse
46 □
                 if Res = 'l' then
                                        --Clear output if reset zs high
47
                     0<='0':
                     QBar<='1';
48
49
                 else
                                        -- Else output same as input
50
                     O<=D:
51
                     OBar <= not D:
52 A
                 end if:
53 A
            end if:
54 (
        end process;
55 @ end Behavioral;
56
```

D_FF_Sim - Time




Clk_Slow - VHDL

```
D FF.vhd
          x Counter.vhd
                         × Slow_Clk.vhd
                                         × D_FF_Sim.vhd
                                                              Slow_Clk_Sim.vhd *
E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Slow_Clk.vhd
          27
         --use IEEE.NUMERIC STD.ALL;
28
         -- Uncomment the following library declaration if instantiating
29
         -- any Xilinx leaf cells in this code.
31
         --library UNISIM;
32
         :--use UNISIM. VComponents.all;
33
34 🖯
         entity Slow Clk is
             Port ( Clk in : in STD LOGIC;
35
36
                    Clk out : out STD LOGIC);
37 (
         end Slow Clk;
38
39 ⊖
         architecture Behavioral of Slow Clk is
40
41
         signal count : integer:=1;
42 !
         signal clk_status : std logic :='0';
43
44
         begin
45 🖯
             process (Clk_in) begin
46 D O
                 if (rising edge (clk_in)) then
47
                     count <= count +1;
48 🖨
                     if (count=10) then
49
                         clk_status<=not clk_status;
50
                         Clk_out<=clk_status;
51
                         count <= 1;
52 🖹
                     end if;
53 🖨
                 end if;
54 🖯
             end process;
55
56 (
         end Behavioral:
57
```

Clk_Slow_Sim - VHDL

```
D_FF.vhd x Counter.vhd x Slow_Clk.vhd x D_FF_Sim.vhd x Slow_Clk_Sim.vhd x Counter_Sim.vhd x
  E:/Xilinx/Projects/lab5/lab5.srcs/sim_1/new/Slow_Clk_Sim.vhd
   Q 🕍 ← → 🐰 📳 🟗 🗙 // 🖩 🗘
                                                           -- Uncomment the following library declaration if using
 26
                                                           -- arithmetic functions with Signed or Unsigned values
                                                        --use IEEE.NUMERIC STD.ALL:
 28
 29
                                                            -- Uncomment the following library declaration if instantiating
                                                            -- any Xilinx leaf cells in this code.
 30
                                                           --library UNISIM;
 31
                                                           --use UNISIM.VComponents.all;
 32 🗀
 33
 34 🖶
                                                        entity Slow Clk Sim is
 35
                                                             -- Port ( ):
 36 🖨
                                                        end Slow Clk Sim:
 37
 38 🖨
                                                        architecture Behavioral of Slow Clk Sim is
 39 !
 40 🖨
                                                        COMPONENT Slow Clk PORT
41
                                                       (Clk_in : in STD_LOGIC;
 42
                                                        Clk_out : out STD_LOGIC);
 43 🖨
                                                        END COMPONENT;
 44
                                                       SIGNAL a,b:std logic;
 45
 46
 47
 48 🖨
                                                         UUT:Slow_Clk PORT MAP(
 49
                                                        Clk_in =>a,
 50
                                                        Clk_out=>b
 51 🗀
 52
 53 🖯
                                                         process
 54
                                                        begin
 55
                                                   a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns;
 56
                                                   a<='0':WAIT FOR 10 ns; a<='1':WAIT FOR 10 ns; a<='0':WAIT FOR 10 ns; a<='1':WAIT FOR 10 ns; a<='0':WAIT FOR 10 ns;
 57
                                                   a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns;
 58
 59
                                                   'a<='0':WAIT FOR 10 ns; a<='1':WAIT FOR 10 ns; a<='0':WAIT FOR 10 ns; a<='1':WAIT FOR 10 ns; a<='0':WAIT FOR 10 ns;
                                  O a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='
 60
 61
                                  O a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='
 62
 63
                                  a<='1';WAIT FOR 10 ns; a<='0';WAIT FOR 10 ns; a<='1';WAIT FOR 10 ns; a<='0';WAIT FOR 10 ns; a<='1';WAIT FOR 10 ns;</pre>
 64
                                  ○ 'a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<
 65
                                                    a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns;
 66
                                  O a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='
                                  O a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<=
 69
                                                 a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='0'
 70
                                  O a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='
 71
                                                        a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns;
 72
                                   O a<='1';WAIT FOR 10 ns; a<='0';WAIT FOR 10 ns; a<='1';WAIT FOR 10 ns; a<='0';WAIT FOR 10 ns; a<='1';WAIT FOR 10 ns;
 73
 74
                                  O a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='
 75
                                                       a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns;
 76
                                                    'a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns;
  77
                                                        a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns; a<='0'; WAIT FOR 10 ns; a<='1'; WAIT FOR 10 ns;
 78
                                                        a<='0';WAIT FOR 10 ns; a<='1';WAIT FOR 10 ns; a<='0';WAIT FOR 10 ns; a<='1';WAIT FOR 10 ns; a<='0';WAIT;
79 🖨
                                                         end process;
 80
81 🖨
                                                         end Behavioral:
```

Clk_Slow - Time



Counter - VHDL

```
Counter.vhd
 E:/Xilinx/Projects/lab5/lab5.srcs/sources_1/new/Counter.vhd
 Q \mid \exists \exists \mid \leftarrow \mid \Rightarrow \mid X \mid \blacksquare \mid \blacksquare \mid X \mid // \mid \blacksquare \mid Q \mid
21 library IEEE;
23
        use IEEE.STD_LOGIC_1164.ALL;
24 : 25 - Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
-- uncomment the following library dec
30 -- any Xilinx leaf cells in this code.
31 --library UNISTM.
        -- Uncomment the following library declaration if instantiating
32 -- use UNISIM. VComponents.all;
33 ;

34  entity Counter is


35 : Port ( Dir : i

36 : Res : i
            Port ( Dir : in STD_LOGIC;
                          Res : in STD_LOGIC;
37
38
                         Clk : in STD_LOGIC;
                         Q : out STD_LOGIC_VECTOR (2 downto 0));
40 :
41 \Leftrightarrow architecture Behavioral of Counter is
42 \ominus component D_FF
component of:
43 port (
44 D:in STD_LOGIC;
45 Res:in STD_LOGIC;
46 Clk:in STD_LOGIC;
47 Q:out STD_LOGIC;
48 Ober:out STD_LOGIC
         Qbar : out STD LOGIC);
49 end component;
50 component Slow_Clk
52 port (
53 Clk_in: in STD_LOGIC;
54 Clk_out: out STD_LOGIC);
55 end component;
56
57 signal D0, D1, D2: std_logic;
58 signal Q0, Q1, Q2: std_logic;
59 signal Clk_slow: std_logic;
60
 60
61 | begin
62 | Slow_Clk0 : Slow_Clk
63 | port map (
64 | Clk_in => Clk,
65 | Clk_out => Clk_slow);
66
67
          DO <= ((not Q2) and (not Dir)) or (Q1 and Dir);
68
69
70
         D1 <= (Q0 and not Dir)or(Q2 and Dir);
D2 <= (not Q0 and Dir)or(Q1 and not dir);
71 D_FF0 : D_FF
72
73
         port map (
D => DO,
79
80
81
          D => D1.
          Res => Res,
          Clk => Clk_slow,
82 \(\to\) Q => Q1);
83 \(\frac{1}{2}\)
84 \(\to\) D_FF2 : D_FF port map (
85
86
87
          D => D2.
          Res => Res,
          Clk => Clk_slow,
88 \bigcirc Q => Q2 );
89 \bigcirc Q(0) <= Q0;
 91
          Q(1) <= Q1;
          Q(2) <= Q2;
 92
 94 😑 end Behavioral;
```

Counter Sim - VHDL

```
D_FF.vhd × Slow_Clk.vhd × D_FF_Sim.vhd × Slow_Clk_Sim.vhd × Counter_Sim.vhd
E:/Xilinx/Projects/lab5/lab5.srcs/sim_1/new/Counter_Sim.vhd
Q \mid \square \mid \leftarrow \mid \Rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid Q \mid
          library IEEE;
23
          use IEEE.STD LOGIC 1164.ALL;
24
25 🖨
          -- Uncomment the following library declaration if using
26
          -- arithmetic functions with Signed or Unsigned values
          --use IEEE.NUMERIC STD.ALL;
28
29
          -- Uncomment the following library declaration if instantiating
          -- any Xilinx leaf cells in this code.
31
          --library UNISIM;
32 🗀
         --use UNISIM.VComponents.all;
34 🖨
          entity Counter_Sim is
35
          -- Port ( );
36 🖨
         end Counter_Sim;
38 🖨
          architecture Behavioral of Counter_Sim is
39 :
40 🖯
          COMPONENT Counter PORT
41
          ( Dir, Res, Clk : in STD LOGIC;
          Q : out STD_LOGIC_VECTOR (2 downto 0));
42
43 🖨
          END COMPONENT;
44
45
          SIGNAL Dir, Res, Clk : std logic;
46
          SIGNAL Q : std_logic_vector(2 downto 0);
          begin
48 🖨
          UUT: Counter PORT MAP(
49
          Dir => Dir.
          Res => Res,
51
          Clk => Clk,
52
          0=>0
53 🖨
          );
          process
55
          begin
           Dir <= '0';
56
57
           Res <= '1';
58 🖨 🔾
          for i in 1 to 20 loop
59
           Clk <= '0':
60
           WAIT FOR 2 ns;
          Clk <= '1';
61
62
          WAIT FOR 2 ns:
63 🗀
           end loop;
      0
           WAIT FOR 50 ns;
65
           Res <= '0';
66 Ö O
          for i in 1 to 200 loop
      0
           Clk <= '0';
68
           WAIT FOR 2 ns;
      0
           Clk <= '1';
69
70
           WAIT FOR 2 ns;
71 🖨
           end loop;
      0
72
           Dir <= '1';
73
           WAIT FOR 50 ns;
74 🖯 🔾
           for i in 1 to 200 loop
75
           Clk <= '0';
           WAIT FOR 2 ns;
76
77
           Clk <= '1';
78
      0
           WAIT FOR 2 ns;
79 🖨
           end loop:
80
           WAIT;
81
82 🖨
          end process;
83 🖨
          end Behavioral;
```

Counter - Time



Conclusion

- The 3-bit counter is built using relatively simple component such as D flip flops and combinational logic circuits. This shows hierarchical design.
- The inbuilt clock of basys board is used is to give the clock signal for the logic unit.
- In VHDL we can define how a circuit should behave more abstractly. This is known as VHDL Behavioral Modelling. It allows us to use high-level programming constructs such as variables, conditions, procedures and loops in our code.