

SRAM Design with Read and Write Operations Using Verilog

➤ Overview

This project focuses on the **design and verification of a Synchronous RAM (SRAM)** using **Verilog HDL**.

The RAM supports **read and write operations controlled by a clock and write enable signal**.

The design is verified using a **testbench and simulation in Vivado**, ensuring correct memory functionality.

➤ Problem Statement

Memory blocks are essential components in digital systems such as processors and controllers.

The challenge is to **design a reliable synchronous RAM module** that correctly stores and retrieves data based on control signals and clock timing, while ensuring predictable behavior during read and write operations.

➤ Objectives

- Design a synchronous RAM using Verilog HDL
- Implement clocked **read and write operations**
- Develop a testbench to verify RAM functionality
- Analyze simulation waveforms for correctness
- Understand RTL memory modeling and FPGA design flow

➤ Tools Used

- Verilog HDL – For RTL Design
- Xilinx Vivado – For Simulation, RTL analysis
- Vivado Simulator – For Behavioral waveform verification

➤ Architecture

The SRAM architecture consists of:

- **Memory Array** implemented using registers
- **Address Bus** to select memory location
- **Data Input (din)** and **Data Output (dout)**
- **Clock (clk)** for synchronous operation
- **Write Enable (we)** for controlling write operation

Signal	Width	Description
clk	1	Clock signal
we	1	Write enable
addr	4	Address input
din	8	Data input
dout	8	Data output

➤ Operation / Methodology

- **Functional Operation Table**

Condition	Operation
we = 1 & rising edge of clk	Data written to memory
we = 0 & rising edge of clk	Data read from memory
Address changes	Selects memory location
Initial state	Output undefined (X)

- **Methodology Flow**

1. On **posedge clk**, check we
2. If we = 1, write din to memory at addr
3. If we = 0, read data from memory at addr
4. Output data through registered output (dout)


➤ Simulation & Testbench

- A dedicated **testbench** was created to generate:
 - Clock signal
 - Write enable transitions
 - Address and data patterns
- Multiple write operations were performed followed by read operations
- Simulation waveforms were observed to verify correct behavior

➤ Results

- Data was successfully written to the selected memory addresses
- Read operations retrieved the correct stored values
- Simulation waveforms confirmed:
 - Synchronous write behavior
 - Stable and correct data output
- RTL schematic and device views validated correct design inference

Figure 1: SRAM Waveforms









Figure 2: Schematic & Layouts





➤ Applications

- Memory blocks in digital systems
- FPGA-based designs
- Learning RTL memory modeling
- VLSI and digital design education

➤ Limitations

- Ideal memory model (no timing delays)
- No power or area optimization
- Not optimized for ASIC fabrication
- Single-port memory only

➤ Conclusion

The project successfully demonstrates the **design and verification of a synchronous RAM using Verilog HDL**.

Simulation results confirm correct read and write operations, making this design suitable for educational use and as a foundation for advanced memory architectures in VLSI systems.