

### Teammates (alphab.):

- Akram Md ,
- Choi Younsuk
- Richard Jimenez


**Module:** Hardware Engineering– SuSe24

**Examiners:** Prof. Dr. Hayek


**ELE** – Hochschule Hamm-Lippstadt

July 2<sup>nd</sup> 2024

# Controller's Graphical Block Diagram




Source: Own Creation.




Agile Model-Based Methodology Development. Source: Own Creation.

# Controller's Mealy FSM



Source: Own  
Creation.




VHDL Sources three in Vivado. Source: Own Creation.




## Controller's Logical Train Ticket:

- Top file: trainsys (FSM)
- Peripherals: PMOD keypad, 7-Segment Display
- Other peripherals (in top file): LEDs, switches, RGB LEDs, push buttons

## Controller's Logical Train Ticket:




VHDL Sources three in Vivado. Source: Own Creation.



Generated schematics in Vivado. Source: Own Creation.

- Components:
  - sevensegdecoder: Decodes data for seven-segment display
  - keypaddecoder: Handles keypad input
- Processes:
  - PWM\_PROCESS: Manages PWM counter for LED intensity
  - led\_fls: Controls LED blinking
  - ck\_proc: Increments the main counter
  - sm\_ck\_pr: Handles state machine clock and clear button
  - sm\_comb\_pr: Main state machine combinational process
- Clocks:
  - Main clock (clk): Input to the entity
  - kp\_clk: Keypad interrogation clock (counter(15))
  - sm\_clk: State machine clock (counter(20))
  - led\_mpx: 7-segment multiplexing clock (counter(19 downto 17))
- Finite State Machine (FSM): 8 Mealy states

# VHDL/FPGA – Top File Structure




Nexys A7. Source: Diligent.

```
1.HWPProject_TrainTickSys > 1_main_LogicalTranTicket_system.vhd
19  -----
20  LIBRARY IEEE;
21  USE IEEE.STD_LOGIC_1164.ALL;
22  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
23
24  -- Uncomment the following library declaration if using
25  -- arithmetic functions with Signed or Unsigned values
26  --use IEEE.NUMERIC_STD.ALL;
27
28  -- Uncomment the following library declaration if instantiating
29  -- any Xilinx leaf cells in this code.
30  --library UNISIM;
31  --use UNISIM.Vcomponents.all;
32  entity trainsys is
33      port (
34          clk : in STD_LOGIC;
35          sw_operand : in std_logic_vector (15 downto 0);
36          KB_row : in std_logic_vector (4 downto 1);
37          bt_sub : in STD_LOGIC;
38          bt_clr : in STD_LOGIC;
39          bt_plus : in STD_LOGIC;
40          bt_eq : in STD_LOGIC;
41          bt_ok : in STD_LOGIC;
42          KB_col : out std_logic_vector (4 downto 1);
43          segment : out std_logic_vector (6 downto 0);
44          AN : out std_logic_vector (7 downto 0);
45          LED : out std_logic_vector(15 downto 0);
46          LED16_R : out std_logic;
47          LED16_G : out std_logic;
48          LED16_B : out std_logic;
49          LED17_G : out std_logic;
50          LED17_R : out std_logic;
51          LED17_B : out std_logic);
52  end trainsys;
```



# VHDL/FPGA – Top File Structure



Nexys A7. Source: Diligent.

```


1.HWProject_TrainTicketSys > 1_main_LogicalTranTicket_system.vhd

54 architecture Behavioral of trainsys is
55     component sevensegdecoder is
56     port (
57         dig : in std_logic_vector (2 downto 0);
58         data : in std_logic_vector (15 downto 0);
59         anode : out std_logic_vector (7 downto 0);
60         seg : out std_logic_vector (6 downto 0)
61     );
62 end component;
63 component keypadcod is
64 port (
65     samp_ck : in STD_LOGIC;
66     col : out std_logic_vector (4 downto 1);
67     row : in std_logic_vector (4 downto 1);
68     value : out std_logic_vector (3 downto 0);
69     hit : out STD_LOGIC
70 );
71 end component;
72
73
74 constant pwm_cycles : integer := 255;
75 constant TARGET_INTENSITY : integer := 127;
76
77 signal led_blink : std_logic := '0';
78 signal pwm_counter : integer range 0 to pwm_cycles := 0;
79 signal display : std_logic_vector (15 downto 0);
80 signal counter : std_logic_vector(20 downto 0);
81 signal kp_clk, kp_hit, sm_clk : std_logic;
82 signal kp_value : std_logic_vector (3 downto 0);
83 signal nx_acc, accumulate : std_logic_vector (15 downto 0);
84 signal nx_operand, operand : std_logic_vector (15 downto 0);
85 signal led_mpx : std_logic_vector (2 downto 0);
86
87 ---- FSM: The states are explained in more detailed in the description of th
88 -----

```



# VHDL/FPGA – Top File Structure




Nexys A7. Source: Diligent.

```

1.HWProject_TrainTicketSys > 1_main_LogicalTranTicket_system.vhd
86
87 ---- FSM: The states are explained in more detailed in the description of the
88
89 type state is (ORIGIN_INPUT, WAIT_BTN1, WAIT_BTN2, WAIT_STATE,
90 DESTINATION_USR, PRICE_CALC, PAYMENT, SHOW_RE_PAYMENT);
91 -- signals that help defining the FSM such as present states, or next st
92 signal pr_state, nx_state : state;
93 signal forw_or_back: STD_LOGIC;
94 begin
95   PWM_PROCESS : process(clk)
96   begin
97     if rising_edge(clk) then
98       if pwm_counter = pwm_cycles then
99         pwm_counter <= 0;
100       else
101         pwm_counter <= pwm_counter + 1;
102       end if;
103     end if;
104   end process;
105
106   led_fls : process(clk)
107   variable count : integer range 0 to 50000000 := 0;
108   begin
109     if rising_edge(clk) then
110       if count = 50000000 then
111         led_blink <= not led_blink;
112         count := 0;
113       else
114         count := count + 1;
115       end if;
116     end if;
117   end process;
118
119   ck_proc : process (clk)
120   begin
121     if rising_edge(clk) then
122       counter <= counter + 1;
123     end if;
124   end process;
125

```

# VHDL/FPGA – Top File Structure




Nexys A7. Source: Diligent.

```

1.HWProject_TrainTicketSys > 1_main_LogicalTranTicket_system.vhd
94  begin
126  kp_clk <= counter(15); -- keypad interrogation clock
127  sm_clk <= counter(20); -- state machine clock
128  led_mpx <= counter(19 downto 17); -- 7-seg multiplexing clock
129
130  kp1 : keypadecod
131  port map(
132      samp_ck => kp_clk, col => KB_col,
133      row => KB_row, value => kp_value, hit => kp_hit
134  );
135  led1 : sevensegdecoder
136  port map(
137      dig => led_mpx, data => display,
138      anode => AN, seg => segment
139  );
140
141  ----Additional FSM related to the clock process
142
143  sm_ck_pr : process (bt_clr, sm_clk)
144  begin
145      if bt_clr = '1' then
146          accumulate <= X"0000";
147          operand <= X"0000";
148          pr_state <= ORIGIN_INPUT;
149      elsif rising_edge (sm_clk) then
150          pr_state <= nx_state;
151          accumulate <= nx_acc;
152          operand <= nx_operand;
153      end if;
154  end process;
155
156
157  sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulat
158  begin
159      -- default values of different signals including LEDs
160      LED <= (others => '0');
161      nx_acc <= accumulate;
162      nx_operand <= operand;
163      display <= accumulate;

```

# VHDL/FPGA – Top File Structure




Nexys A7. Source: Diligent.

```

1.HWPProject_TrainTicketSys > 1_main_LogicalTranTicket_system.vhd
142 -----
157 sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
159 -- default values of different signals including LEDs
171 CASE pr_state IS
172     when ORIGIN_INPUT =>
190
191         if kp_hit = '1' then
192             nx_acc <= accumulate(11 downto 0) & kp_value;
193             nx_state <= WAIT_BTN1;
194         elsif bt_plus = '1' then
195             nx_state <= WAIT_BTN2;
196             forw_or_back <= '1';
197         elsif bt_sub = '1' then
198             nx_state <= WAIT_BTN2;
199             forw_or_back <= '0';
200         else
201             nx_state <= ORIGIN_INPUT;
202         end if;
203
204     when WAIT_BTN1 => -- here it waits for the keypad button
205         LED(15 downto 0) <= x"000F";
206         if kp_hit = '0' then
207             nx_state <= ORIGIN_INPUT;
208         else nx_state <= WAIT_BTN1;
209         end if;
210
211     when WAIT_BTN2 => -- second digit for user input
212         LED(15 downto 0) <= x"000F";
213         if kp_hit = '1' then
214             nx_operand <= X"000" & kp_value;
215             nx_state <= WAIT_STATE;
216             display <= operand;
217         else nx_state <= WAIT_BTN2;
218         end if;
219
220     when WAIT_STATE =>
221         display <= operand;
222         if kp_hit = '0' then
223             nx_state <= DESTINATION_USR;
224         else nx_state <= WAIT_STATE;

```

# VHDL/FPGA – Top File Structure




Nexys A7. Source: Diligent.

```

1.HWProject_TrainTicketSys > 1_main_LogicalTranTicket_system.vhd
142 -----
157 sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
159 -- default values of different signals including LEDs
171 CASE pr_state IS
220 when WAIT_STATE =>
227
228 -- in this state it is only possible to have an accumulate for
229 the distance calc between 0001 and FFFF
230 when DESTINATION_USR =>
231 LED(15 downto 0) <= x"003F";
232 display <= operand;
233 if (bt_eq = '1' and forw_or_back='1') then
234 if (bt_eq = '1' and (accumulate + operand <
235 accumulate)) then
236 -- Overflow detected as it can't be over FFFF
237 LED(15 downto 0) <= x"007F";
238 LED16_R <= '1';
239 LED16_G <= '0';
240 LED16_B <= '0';
241 LED17_R <= '1';
242 LED17_G <= '0';
243 LED17_B <= '0';
244 nx_state <= ORIGIN_INPUT;
245 else
246 nx_acc <= accumulate + operand;
247 nx_state <= PRICE_CALC;
248 end if;
249 elsif (bt_eq = '1' and forw_or_back= '0' and operand <
250 accumulate)then
251 nx_acc <= accumulate - operand;
252 nx_state <= PRICE_CALC;
253
254 elsif (bt_eq = '1' and forw_or_back= '0' and not(operand <
255 accumulate))then
256 LED(15 downto 0) <= x"007F";
257 LED16_R <= '1';
258 LED16_G <= '0';
259 LED16_B <= '0';

```

# VHDL/FPGA – Top File Structure




Nexys A7. Source: Diligent.

```

1.HWProject_TrainTicketSys > 1_main_LogicalTranTicket_system.vhd
142 -----
157     sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
159         -- default values of different signals including LEDs
171         CASE pr_state IS
228             when DESTINATION_USR =>
254                 LED16_R <= '1';
255                 LED16_G <= '0';
256                 LED16_B <= '0';
257                 LED17_R <= '1';
258                 LED17_G <= '0';
259                 LED17_B <= '0';
260                 nx_state <= ORIGIN_INPUT; --here it comes backs to
                    handle a suitable value
261             elsif kp_hit = '1' then
262                 nx_operand <= operand(11 downto 0) & kp_value;
263                 nx_state <= WAIT_STATE;
264             else nx_state <= DESTINATION_USR;
265             end if;
266
267         when PRICE_CALC => -- final price calculation showing
268             LED(15 downto 0) <= x"00FF";
269             if bt_sub = '1' then
270                 nx_state <= PAYMENT;
271                 forw_or_back <= '0';
272             else
273                 nx_state <= PRICE_CALC;
274             end if;
275
276         when PAYMENT =>
277             LED(15 downto 0) <= x"03FF";
278             display <= sw_operand;
279             if (bt_eq = '1' and sw_operand = accumulate) then
280                 nx_state <= SHOW_RE_PAYMENT;
281
282             elsif (bt_eq = '1' and not (sw_operand = accumulate)) then
283                 LED(15 downto 0) <= x"07FF";
284                 LED16_R <= '1';
285                 LED16_G <= '0';
286                 LED16_B <= '0';
287                 LED17_R <= '1';

```

# VHDL/FPGA – Top File Structure



Nexys A7. Source: Diligent.

```

1.HWProject_TrainTicketSys > 1_main_LogicalTranTicket_system.vhd
142 -----
157     sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
159         -- default values of different signals including LEDs
171         CASE pr_state IS
276             when PAYMENT =>
281
282                 elsif (bt_eq = '1' and not (sw_operand = accumulate)) then
283                     LED(15 downto 0) <= x"07FF";
284                     LED16_R <= '1';
285                     LED16_G <= '0';
286                     LED16_B <= '0';
287                     LED17_R <= '1';
288                     LED17_G <= '0';
289                     LED17_B <= '0';
290                     display <= accumulate; -- it shows the accumulate
291                                         price value while OK button is pressed
292                     nx_state <= PAYMENT;
293                 else
294                     LED(15 downto 0) <= x"03FF";
295                     nx_state <= PAYMENT;
296                 end if;
297             when SHOW_RE_PAYMENT => -- display result of pay
298                 display <= accumulate - sw_operand;
299                 LED(15 downto 0) <= x"0FFF"; -- as a sign of complete
300                                         ticket purchase
301                 LED16_G <= '1'; -- as a sign of succesful pro
302                 LED17_G <= '1';
303                 if bt_ok = '1' then -- confirmation from user
304                     nx_acc <= X"000" & kp_value;
305                     nx_state <= ORIGIN_INPUT;
306                 else
307                     nx_state <= SHOW_RE_PAYMENT;
308                 end if;
309             end CASE;
310         end process;
311     end Behavioral;
312

```



# TestBench\_sevensegdecoder

```
-- Stimulus process to apply test inputs to the UUT
stim_proc: process
begin
    -- Test 1: Varying data4 from 0 to F with fixed dig = 000
    data_tb <= X"0000"; wait for 10 ns; -- data4 = 0
    data_tb <= X"0001"; wait for 10 ns; -- data4 = 1
    data_tb <= X"0002"; wait for 10 ns; -- data4 = 2
    data_tb <= X"0003"; wait for 10 ns; -- data4 = 3
    data_tb <= X"0004"; wait for 10 ns; -- data4 = 4
    data_tb <= X"0005"; wait for 10 ns; -- data4 = 5
    data_tb <= X"0006"; wait for 10 ns; -- data4 = 6
    data_tb <= X"0007"; wait for 10 ns; -- data4 = 7
    data_tb <= X"0008"; wait for 10 ns; -- data4 = 8
    data_tb <= X"0009"; wait for 10 ns; -- data4 = 9
    data_tb <= X"000A"; wait for 10 ns; -- data4 = A
    data_tb <= X"000B"; wait for 10 ns; -- data4 = B
    data_tb <= X"000C"; wait for 10 ns; -- data4 = C
    data_tb <= X"000D"; wait for 10 ns; -- data4 = D
    data_tb <= X"000E"; wait for 10 ns; -- data4 = E
    data_tb <= X"000F"; wait for 10 ns; -- data4 = F

    -- Test 2: Checking anode behavior
    -- Case 1: anode = 11111110
    data_tb <= X"0001"; -- Ensure non-zero value in the first digit
    dig_tb <= "000";
    wait for 10 ns;
    assert (anode_tb = "11111110") report "Anode Test Case 1 Failed" severity error;

    -- Case 2: anode = 11111101
    data_tb <= X"0010"; -- Ensure non-zero value in the second digit
    dig_tb <= "001";
    wait for 10 ns;
    assert (anode_tb = "11111101") report "Anode Test Case 2 Failed" severity error;


    -- Case 3: anode = 11111011
    data_tb <= X"0100"; -- Ensure non-zero value in the third digit
    dig_tb <= "010";
    wait for 10 ns;
    assert (anode_tb = "11111011") report "Anode Test Case 3 Failed" severity error;

    -- Case 4: anode = 11110111
    data_tb <= X"1000"; -- Ensure non-zero value in the fourth digit
    dig_tb <= "011";
    wait for 10 ns;
    assert (anode_tb = "11110111") report "Anode Test Case 4 Failed" severity error;

    wait;
```



# TestBench\_sevensegdecoder



```
stim_proc: process
begin

    -- Initialize Inputs
    row_tb <= "1110";
    hit_tb <= '1';

    -- Test vector1
    row_tb(1) <= '0'; -- Simulate key press for vector1(1)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key
    assert value_tb = X"1" report "Test failed for vector1(1)" severity error;
    if value_tb = X"1" then
        report "Test succeeded for vector1(1)";
    end if;
    row_tb(1) <= '1';


    row_tb(2) <= '0'; -- Simulate key press for vector1(2)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key
    assert value_tb = X"4" report "Test failed for vector1(2)" severity error;
    if value_tb = X"4" then
        report "Test succeeded for vector1(2)";
    end if;
    row_tb(2) <= '1';
```

```
    row_tb(3) <= '0'; -- Simulate key press for vector1(3)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key press
    assert value_tb = X"7" report "Test failed for vector1(3)" severity error;
    if value_tb = X"7" then
        report "Test succeeded for vector1(3)";
    end if;
    row_tb(3) <= '1';

    row_tb(4) <= '0'; -- Simulate key press for vector1(4)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key press
    assert value_tb = X"0" report "Test failed for vector1(4)" severity error;
    if value_tb = X"0" then
        report "Test succeeded for vector1(4)";
    end if;
    row_tb(4) <= '1';

    wait;
end process;
```

# TestBench\_keypadcod



```
stim_proc: process
begin

    -- Initialize Inputs
    row_tb <= "1110";
    hit_tb <= '1';

    -- Test vector1
    row_tb(1) <= '0'; -- Simulate key press for vector1(1)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key
    assert value_tb = X"1" report "Test failed for vector1(1)" severity error;
    if value_tb = X"1" then
        report "Test succeeded for vector1(1)";
    end if;
    row_tb(1) <= '1';

    row_tb(2) <= '0'; -- Simulate key press for vector1(2)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key
    assert value_tb = X"4" report "Test failed for vector1(2)" severity error;
    if value_tb = X"4" then
        report "Test succeeded for vector1(2)";
    end if;
    row_tb(2) <= '1';

    row_tb(3) <= '0'; -- Simulate key press for vector1(3)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key press
    assert value_tb = X"7" report "Test failed for vector1(3)" severity error;
    if value_tb = X"7" then
        report "Test succeeded for vector1(3)";
    end if;
    row_tb(3) <= '1';

    row_tb(4) <= '0'; -- Simulate key press for vector1(4)
    wait for clk_period_tb * 4; -- Allow time for the UUT to capture and process the key press
    assert value_tb = X"0" report "Test failed for vector1(4)" severity error;
    if value_tb = X"0" then
        report "Test succeeded for vector1(4)";
    end if;
    row_tb(4) <= '1';


    wait;
end process;
```

```
VSIM 8> run
run
run
# ** Note: Test succeeded for vector1(1)
#   Time: 40 ns   Iteration: 0   Instance: /keypadcod_tb
run
run
run
run
# ** Note: Test succeeded for vector1(2)
#   Time: 80 ns   Iteration: 0   Instance: /keypadcod_tb
run
run
run
run
# ** Note: Test succeeded for vector1(3)
#   Time: 120 ns  Iteration: 0   Instance: /keypadcod_tb
run
run
run
VSIM 9> run
# ** Note: Test succeeded for vector1(4)
#   Time: 160 ns  Iteration: 0   Instance: /keypadcod_tb
VSIM 9>
```

# PCB Design

PCB design refers to the process of designing printed circuit boards.




- Electrically connect electronic components
- Reduce the risk of accident
- Minimize the size



# Process of PCB Design

There are many processes of PCB Design

- Find out the requirement according to the target group or client
- Select the design tools
- Schematics drawing
- Components placements
- Routing
- Design Rules Check
- Gerber file generation
- Simulation and testing
- Prototyping
- Final production






# Requirement for our custom PCB Board

According our use case diagram and discussing with team members


- should have enough I/O pin
- Must have a 7 segment display
- Must have a programming interface
- Must have power supply system
- Should have indicating LED
- Must have switch for giving input



# Our custom PCB Board Components

After discussion and deep analysis we select those elements for our PCB


- One 7 segment display
- 28 I/O pins
- A Jtag for programming interface
- power supply
- Artix A7 FPGA



# Our custom PCB Board Design Process


I did follow some steps to creating our custom PCB

- Initially I did install Kicad 8.0 for designing
- I did create a folder for save our custom board.
- I start add components from library to schematics
- I downloaded some components from ultra librarian
- After complete schematics then I start routing
- I added external plugin for auto routing
- I added some connection manually
- I am able to see the nice 3D view of custom PCB
- Now I am able to generate Garver file




# Our custom PCB Board Design Process

## Here is the schematics for our PCB




## 7 Segment display



# Pmods

# Our custom PCB Board Design Process




Here is the schematics for our PCB



Jtag interface for programming and power supply

# Our custom PCB Board Design Process

Here is the schematics for our PCB



FPGA with power and pins

# Our custom PCB Board final design

