

#### **Teammates (alphab.):**

- Akram Md,
- Choi Younsuk
- Richard Jimenez

Module: Hardware Engineering– SuSe24


Examiners: Prof. Dr. Hayek

ELE – Hochschule Hamm-Lippstadt

July 2<sup>nd</sup> 2024

## Controller's Graphical Block Diagram






Source: Own Creation.

# **Controller's Graphical Block Diagram**






Agile Model-Based Methodology Development. Source: Own Creation.

# **Controller's Mealy FSM**







Source: Own Creation.

#### VHDL/FPGA - Tool





VHDL Sources three in Vivado. Source: Own Creation.




#### **Controller's Logical Train Ticket:**

Top file: trainsys (FSM)
Peripherals: PMOD keypad, 7-Segment Display


Other peripherals (in top file): LEDs, switches, RGB LEDs, push buttons



#### **Controller's Logical Train Ticket:**




VHDL Sources three in Vivado. Source: Own Creation.



Generated schematics in Vivado. Source: Own Creation.

- Components:
  - sevensegdecoder: Decodes data for seven-segment display
  - keypadecoder: Handles keypad input
- Processes:
  - PWM\_PROCESS: Manages PWM counter for LED intensity
  - led\_fls: Controls LED blinking
  - ck\_proc: Increments the main counter
  - sm\_ck\_pr: Handles state machine clock and clear button
  - sm\_comb\_pr: Main state machine combinational process
- Clocks:
  - Main clock (clk): Input to the entitykp\_clk: Keypad interrogation clock (counter(15))
  - sm\_clk: State machine clock (counter(20))
  - led\_mpx: 7-segment multiplexing clock (counter(19 downto 17))
- Finite State Machine (FSM): 8 Mealy states






Nexys A7. Source: Diligent.

```
HWProject_TrainTickSys > ■ 1_main_LogicalTranTicket_system.vhd
20 LIBRARY IEEE;
21 USE IEEE.STD LOGIC 1164.ALL;
22 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
    -- Uncomment the following library declaration if using
25 -- arithmetic functions with Signed or Unsigned values
    --use IEEE.NUMERIC_STD.ALL;
28 -- Uncomment the following library declaration if instantiating
30 --library UNISIM;
32 entity trainsys is
         port (
             clk : in STD_LOGIC;
             sw_operand : in std_logic_vector (15 downto 0);
            KB_row : in std_logic_vector (4 downto 1);
            bt_sub : in STD_LOGIC;
            bt_clr : in STD_LOGIC;
            bt plus : in STD LOGIC;
            bt eq : in STD LOGIC;
            bt_ok : in STD_LOGIC;
            KB_col : out std_logic_vector (4 downto 1);
             segment : out std_logic_vector (6 downto 0);
             AN : out std_logic_vector (7 downto 0);
            LED : out std_logic_vector(15 downto 0);
            LED16 R : out std_logic;
            LED16 G : out std logic;
            LED16_B : out std_logic;
            LED17 G : out std logic;
            LED17 R : out std logic;
            LED17_B : out std_logic);
52 end trainsys;
```






Nexys A7. Source: Diligent.

```
/Project_TrainTickSys > F 1_main_LogicalTranTicket_system.vhd
54 architecture Behavioral of trainsys is
        component sevensegdecoder is
            port (
                dig : in std logic vector (2 downto 0);
                data : in std_logic_vector (15 downto 0);
                anode : out std logic vector (7 downto 0);
                seg : out std_logic_vector (6 downto 0)
        end component;
        component keypadecod is
            port (
                samp_ck : in STD_LOGIC;
                col : out std logic vector (4 downto 1);
                row : in std logic vector (4 downto 1);
                value : out std_logic_vector (3 downto 0);
                hit : out STD LOGIC
        constant pwm cycles : integer := 255;
        constant TARGET_INTENSITY : integer := 127;
        signal led_blink : std_logic := '0';
        signal pwm counter : integer range 0 to pwm cycles := 0;
        signal display : std_logic_vector (15 downto 0);
        signal counter : std logic vector(20 downto 0);
        signal kp_clk, kp_hit, sm_clk : std_logic;
        signal kp_value : std_logic_vector (3 downto 0);
        signal nx_acc, accumulate : std_logic_vector (15 downto 0);
        signal nx_operand, operand : std_logic_vector (15 downto 0);
        signal led_mpx : std_logic_vector (2 downto 0);
         FSM: The states are explained in more detailed in the desciption of this
```






Nexys A7. Source: Diligent.

```
WProject_TrainTickSys > F 1_main_LogicalTranTicket_system.vhd
        type state is (ORIGIN INPUT, WAIT BUTN1, WAIT BUTN2, WAIT STATE,
        DESTINATION_USR, PRICE_CALC, PAYMENT, SHOW_RE_PAYMENT);
        -- signals that help defining the FSM such as present states, or next s
        signal pr_state, nx_state : state;
        signal forw or back: STD LOGIC;
        PWM PROCESS: process(clk)
            if rising_edge(clk) then
                 if pwm_counter = pwm_cycles then
                     pwm_counter <= 0;</pre>
                     pwm_counter <= pwm_counter + 1;
                end if;
            end if;
        end process;
        led_fls : process(clk)
        variable count : integer range 0 to 500000000 := 0;
            if rising edge(clk) then
                 if count = 50000000 then
                     led blink <= not led_blink;</pre>
                     count := 0;
                     count := count + 1;
                 end if;
            end if;
        end process;
        ck_proc : process (clk)
            if rising edge(clk) then
                 counter <= counter + 1;</pre>
            end if:
        end process;
```






Nexys A7. Source: Diligent.

```
WProject_TrainTickSys > F 1_main_LogicalTranTicket_system.vhd
        kp_clk <= counter(15); -- keypad interrogation clock</pre>
        sm clk <= counter(20); -- state machine clock</pre>
        led mpx <= counter(19 downto 17); -- 7-seg multiplexing clock</pre>
        kp1: keypadecod
             samp_ck => kp_clk, col => KB_col,
             row => KB row, value => kp value, hit => kp hit
            led1 : sevensegdecoder
                 dig => led_mpx, data => display,
                 anode => AN, seg => segment
       --Additional FSM related to the clock process
         sm_ck_pr : process (bt_clr, sm_clk)
                 if bt clr = '1' then
                     accumulate <= X"0000";</pre>
                     operand <= X"0000";
                     pr_state <= ORIGIN_INPUT;</pre>
                 elsif rising_edge (sm_clk) then
                     pr state <= nx state;</pre>
                     accumulate <= nx acc;</pre>
                     operand <= nx_operand;
                 end if;
             end process;
        sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulat
             -- default values of different signals including LEDs
                 LED <= (others => '0');
                 nx_acc <= accumulate;</pre>
                 nx operand <= operand;
                 display <= accumulate;</pre>
```






Nexys A7. Source: Diligent.

```
HWProject_TrainTickSys > F 1_main_LogicalTranTicket_system.vhd
         sm comb pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
                  CASE pr state IS
                       when ORIGIN_INPUT =>
                           if kp_hit = '1' then
                                nx acc <= accumulate(11 downto 0) & kp value;</pre>
                                nx state <= WAIT BUTN1;</pre>
                           elsif bt plus = '1' then
                                nx_state <= WAIT_BUTN2;</pre>
                                forw or back <= '1';
                           elsif bt sub ='1'then
                               nx_state <= WAIT_BUTN2;</pre>
                               forw_or_back <='0';
                                nx_state <= ORIGIN_INPUT;</pre>
                           end if;
                       when WAIT BUTN1 => -- here it waits for the keypad button
                           LED(15 downto 0) <= x"000F";
                           if kp_hit = '0' then
                                nx state <= ORIGIN INPUT;</pre>
                           else nx_state <= WAIT_BUTN1;</pre>
                           end if;
                       when WAIT BUTN2 => -- second digit for user input
                           LED(15 downto 0) <= x"000F";
                           if kp hit = '1' then
                                nx operand <= X"000" & kp value;
                                nx_state <= WAIT_STATE;</pre>
                                display <= operand;</pre>
                           else nx_state <= WAIT_BUTN2;</pre>
                           end if;
                       when WAIT_STATE =>
                           display <= operand;</pre>
                           if kp_hit = '0' then
                                nx_state <= DESTINATION_USR;</pre>
```






Nexys A7. Source: Diligent.

```
.HWProject TrainTickSys > F 1 main LogicalTranTicket system.vhd
         sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
              -- default values of different signals including LEDs
                  CASE pr_state IS
                      when WAIT_STATE =>
                      the distance calc between 0001 and FFFF
                      when DESTINATION USR =>
                           LED(15 downto 0) <= x"003F";
                           display <= operand;</pre>
                             if (bt_eq = '1' and forw_or_back='1') then
                               if (bt eq = '1' and (accumulate + operand <
                               accumulate)) then
                                   -- Overflow detected as it can't be over FFFF
                                   LED(15 downto 0) \leq x''007F'';
                                   LED16_R <= '1';
                                       LED16_G <= '0';
                                       LED16 B <= '0';
                                       LED17_R <= '1';
                                       LED17 G <= '0';
                                       LED17_B <= '0';
                                   nx state <= ORIGIN INPUT;</pre>
                                   nx_acc <= accumulate + operand;</pre>
                                   nx state <= PRICE CALC;</pre>
                               end if:
                           elsif (bt_eq = '1'and forw_or_back= '0' and operand <
                           accumulate)then
                              nx_acc <= accumulate - operand;</pre>
                              nx_state <= PRICE_CALC;</pre>
                           elsif (bt_eq = '1' and forw_or_back= '0' and not(operand <
                           accumulate))then
                              LED(15 downto 0) <= x"007F";
                              LED16_R <= '1';
                              LED16_G <= '0';
                               LED16 B <= '0';
```






Nexys A7. Source: Diligent.

```
sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
    -- default values of different signals including LEDs
        CASE pr_state IS
            when DESTINATION USR =>
                   LED16 R <= '1';
                    LED16 G <= '0';
                    LED16 B <= '0';
                    LED17_R <= '1';
                    LED17_G <= '0';
                    LED17_B <= '0';
                   nx_state <= ORIGIN_INPUT; --here it comes backs to</pre>
                   handle a suitabe value
                elsif kp hit = '1' then
                    nx operand <= operand(11 downto 0) & kp value;
                    nx_state <= WAIT_STATE;</pre>
                else nx state <= DESTINATION USR;</pre>
            when PRICE CALC => -- final price calculation showing
                LED(15 downto 0) <= x"00FF";
                if bt_sub = '1' then
                    nx_state <= PAYMENT;</pre>
                     forw_or_back <= '0';</pre>
                    nx state <= PRICE CALC;</pre>
                end if;
            when PAYMENT =>
                LED(15 downto 0) <= x"03FF";
                display <= sw operand;</pre>
                if (bt_eq = '1' and sw_operand = accumulate) then
                    nx_state <= SHOW_RE_PAYMENT;</pre>
                elsif (bt_eq = '1' and not (sw_operand = accumulate)) then
                     LED(15 downto 0) <= x"07FF";
                     LED16 R <= '1';
                     LED16 G <= '0';
                     LED16_B <= '0';
```





Nexys A7. Source: Diligent.

```
HWProject_TrainTickSys > ■ 1_main_LogicalTranTicket_system.vhd
          sm_comb_pr : process (kp_hit, kp_value, bt_plus, bt_eq, bt_ok, accumulate,
              -- default values of different signals including LEDs
                  CASE pr_state IS
                       when PAYMENT =>
                           elsif (bt eq = '1' and not (sw operand = accumulate)) then
                                LED(15 downto 0) <= x"07FF";
                                LED16 R <= '1';
                               LED16 G <= '0';
                               LED16 B <= '0';
                               LED17_R <= '1';
                               LED17_G <= '0';
                               LED17_B <= '0';
                                display <= accumulate; -- it shows the accumulate</pre>
                                nx_state <= PAYMENT;</pre>
                               LED(15 downto 0) <= x"03FF";
                               nx_state <= PAYMENT;</pre>
                           end if;
                      when SHOW RE PAYMENT => -- display result of pay
                           display <= accumulate - sw operand;</pre>
                          LED(15 downto 0) <= x"0FFF"; -- as a sign of complete
                           ticket purchase
                          LED16 G <= '1'; -- as a sign of successful pro
                          LED17 G <= '1';
                           if bt_ok = '1' then -- confirmation from user
                              nx_acc <= X"000" & kp_value;</pre>
                              nx_state <= ORIGIN_INPUT;</pre>
                               nx_state <= SHOW_RE_PAYMENT;</pre>
                           end if;
                  end CASE;
              end process;
312 end Behavioral;
```


#### TestBench\_sevensegdecoder



```
-- Test 2: Checking anode behavior
                                                                 -- Case 1: anode = 111111110
-- Stimulus process to apply test inputs to the UUT
                                                                 data tb <= X"0001"; -- Ensure non-zero value in the first digit
stim proc: process
                                                                 dig tb <= "000";
begin
                                                                 wait for 10 ns:
    -- Test 1: Varying data4 from 0 to F with fixed dig = 000 assert (anode_tb = "111111110") report "Anode Test Case 1 Failed" severity error;
    data tb <= X"0000"; wait for 10 ns; -- data4 = 0
                                                                 -- Case 2: anode = 111111101
    data tb <= X"0001"; wait for 10 ns; -- data4 = 1
                                                                 data_tb <= X"0010"; -- Ensure non-zero value in the second digit
    data tb <= X"0002"; wait for 10 ns; -- data4 = 2
                                                                 dig tb <= "001";
    data tb <= X"0003"; wait for 10 ns; -- data4 = 3
                                                                 wait for 10 ns;
    data tb <= X"0004"; wait for 10 ns; -- data4 = 4
                                                                 assert (anode tb = "111111101") report "Anode Test Case 2 Failed" severity error;
    data tb <= X"0005"; wait for 10 ns; -- data4 = 5
    data tb <= X"0006"; wait for 10 ns; -- data4 = 6
                                                                 -- Case 3: anode = 111111011
    data tb <= X"0007"; wait for 10 ns; -- data4 = 7
                                                                 data tb <= X"0100"; -- Ensure non-zero value in the third digit
    data tb <= X"0008"; wait for 10 ns; -- data4 = 8
                                                                 dig tb <= "010";
                                                                 wait for 10 ns;
    data tb <= X"0009"; wait for 10 ns; -- data4 = 9
                                                                 assert (anode tb = "11111011") report "Anode Test Case 3 Failed" severity error;
    data tb <= X"000A"; wait for 10 ns; -- data4 = A
    data tb <= X"000B"; wait for 10 ns; -- data4 = B
                                                                 -- Case 4: anode = 11110111
    data tb <= X"000C"; wait for 10 ns; -- data4 = C
                                                                 data tb <= X"1000"; -- Ensure non-zero value in the fourth digit
    data tb <= X"000D"; wait for 10 ns; -- data4 = D
                                                                 dig tb <= "011";
    data tb <= X"000E"; wait for 10 ns; -- data4 = E
                                                                 wait for 10 ns:
    data tb <= X"000F"; wait for 10 ns; -- data4 = F
                                                                 assert (anode tb = "11110111") report "Anode Test Case 4 Failed" severity error;
                                                                 wait;
```

# TestBench\_sevensegdecoder






## TestBench\_keypadcod



```
stim proc: process
begin
    -- Initialize Inputs
    row tb <= "1110";
                                                                                             row tb(3) <= '0'; -- Simulate key press for vector1(3)
    hit tb <= '1';
                                                                                             wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key press
                                                                                             assert value tb = X"7" report "Test failed for vector1(3)" severity error;
    -- Test vector1
                                                                                             if value tb = X"7" then
    row tb(1) <= '0'; -- Simulate key press for vector1(1)
   wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key
                                                                                                 report "Test succeeded for vector1(3)";
                                                                                             end if:
    assert value tb = X"1" report "Test failed for vector1(1)" severity error;
    if value tb = X"1" then
                                                                                             row tb(3) <= '1';
       report "Test succeeded for vector1(1)";
    end if:
                                                                                             row tb(4) <= '0'; -- Simulate key press for vector1(4)
                                                                                             wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key press
    row tb(1) <= '1';
                                                                                             assert value tb = X"0" report "Test failed for vector1(4)" severity error;
   row tb(2) <= '0'; -- Simulate key press for vector1(2)
                                                                                             if value tb = X"0" then
   wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key
                                                                                                 report "Test succeeded for vector1(4)";
   assert value tb = X"4" report "Test failed for vector1(2)" severity error;
                                                                                             end if:
    if value tb = X"4" then
                                                                                             row tb(4) <= '1';
       report "Test succeeded for vector1(2)";
    end if;
                                                                                             wait;
    row tb(2) <= '1';
                                                                                          end process;
```

### TestBench\_keypadcod





### TestBench main



```
stim proc: process
begin
    -- Initialize Inputs
    row tb <= "1110";
    hit tb <= '1';
                                                                                              row tb(3) <= '0'; -- Simulate key press for vector1(3)
    -- Test vector1
                                                                                              if value tb = X"7" then
    row tb(1) <= '0'; -- Simulate key press for vector1(1)
   wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key
                                                                                              end if:
    assert value tb = X"1" report "Test failed for vector1(1)" severity error;
    if value tb = X"1" then
                                                                                              row tb(3) <= '1';
       report "Test succeeded for vector1(1)";
    end if:
    row tb(1) <= '1';
   row tb(2) <= '0'; -- Simulate key press for vector1(2)
                                                                                              if value tb = X"0" then
   wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key
   assert value tb = X"4" report "Test failed for vector1(2)" severity error;
                                                                                              end if:
    if value tb = X"4" then
                                                                                              row tb(4) <= '1';
       report "Test succeeded for vector1(2)";
    end if;
                                                                                              wait;
    row tb(2) <= '1';
                                                                                          end process;
```

```
wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key press
assert value tb = X"7" report "Test failed for vector1(3)" severity error;
   report "Test succeeded for vector1(3)";
row tb(4) <= '0'; -- Simulate key press for vector1(4)
wait for clk period tb * 4; -- Allow time for the UUT to capture and process the key press
assert value tb = X"0" report "Test failed for vector1(4)" severity error;
   report "Test succeeded for vector1(4)";
```

### TestBench\_main




```
VSIM 8> run
run
run
# ** Note: Test succeeded for vector1(1)
     Time: 40 ns Iteration: 0 Instance: /keypadecod tb
run
run
run
run
# ** Note: Test succeeded for vector1(2)
     Time: 80 ns Iteration: 0 Instance: /keypadecod_tb
run
run
run
run
# ** Note: Test succeeded for vector1(3)
     Time: 120 ns Iteration: 0 Instance: /keypadecod_tb
run
run
run
VSIM 9> run
# ** Note: Test succeeded for vector1(4)
     Time: 160 ns Iteration: 0 Instance: /keypadecod_tb
VSIM 9>
```

# **PCB** Design

PCB design refers to the process of designing printed circuit boards.

- ➤ Electrically connect electronic components
- > Reduce the risk of accident
- Minimize the size




# **Process of PCB Design**

#### There are may process of PCB Design


- Find out the requirement according the target group or client
- Select the design tools
- Schematics drawing
- Components placements
- Routing
- Design Rules Check
- Garber file generation
- Simulation and testing
- Prototyping
- Final production















## Requirement for our custom PCB Board

According our use case diagram and discussing with team members


- should have enough I/O pin
- Must have a 7 segment display
- Must have a programming interface
- Must have power supply system.
- Should have indicating LED
- Must have switch for giving input



## **Our custom PCB Board Components**

After discussion and deep analysis we select those elements for our PCB

- One 7 segment display
- > 28 I/O pins
- A Jtag for programming interface
- power supply
- Artix A7 FPGA




I did follow some steps to creating our custom PCB


- Initially I did install Kicad 8.0 for designing
- I did create a folder for save our custom board.
- I start add components from library to schematics
- > I downloaded some components from ultra librarian
- > After complete schematics then I start routing
- I added external plugin for auto routing
- > I added some connection manually
- > I am able to see the nice 3D view of custom PCB
- Now I am able to generate Garver file



Here is the schematics for our PCB




7 Segment display




**Pmods** 


Here is the schematics for our PCB




Jtag interface for programming and power supply

#### Here is the schematics for our PCB







FPGA with power and pins

# Our custom PCB Board final design

