

BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI K. K. BIRLA Goa Campus

First Semester 2017-2018 CS F342 Computer Architecture Lab – 5, 5th October 2017

Implement the following design using verilog HDL in Xilinx 14.7. **Download multiCycleInterfaces.v file**. Add **multiCycleInterfaces.v** as a source to your project and modify it.

WaveForm:





Instruction Format:

Istruct ion Type	Instruct ion	3	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	12	1	1 0	9	8	7	6	5	4	3 2	2 1	0
		Funct7						rs2					rs1			funct3			rd			opcode										
R	sub	0100000						rs2					rs1				000			rd			0110011									
K		Reg[rd] = Reg[rs1] - Reg[rs2]																														
	or		0000000 rs2							rs1 110						rd				0110011												
			Reg[rd] = Reg[rs1] Reg[rs2]																													
		Imm[11							_					rs1				funct3			rd			opcode								
I	andi	Imm[11:0]											rs1 111							rd				0010011								
•		Reg[rd] = reg[rs1] & sExt(Imm[11:0])																														
	srai	0100000							shamt							rs1 101					rd				0010011							
		Reg[rd] = reg[rs1] >>> shamt																														
U		Imm[19:0]												rd				opcode														
	lui	Imm[19:0]														rd		_	0110111													
			Reg[rd] = Imm[19:0] : 12'd0																													
J		Imm[19:0]															rd				opcode											
	j	Imm[19:0] $PC = sExt(Imm[19:0])$												00000 1101111																		
]	PC:	= sE	Ext(I	mm	[19	:0])	_											
		funct3 Imm [5]														rd/rs1			Imm[4:0]				opco de									
CI	c.addi	000 Imm [5]														rd	l/rsî	1		Imm[4:0]			01									
		Reg[rd/rs1] = Reg[rd/rs1] + sExt(Imm[5:0])																														
CR		funct3 Imm [5]												Imm [5]	rd/rs1			rs2				opco de										
	c.mv														100		0 rd rs2							10								
			Reg[rd] = Reg[rs2]																													