

### Question 29:

Cache Specifications	
<i>Cache Size</i>	1KB
<i>Cache Line Size</i>	16B
<i>Associativity</i>	4
<i>Write Policy</i>	Write Buffer
<i>Replacement policy</i>	LRU counter
<i>Cache Type</i>	Way Halting

Instruction Type	Instruction	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R type		funct7							lm[4:0]					rs1				funct3			rd			opcode									
	srl	0	0	0	0	0	0	0	shamt[4:0]					rs1				1	0	1	rd			0	0	1	0	0	1	1			
	Reg[rd] = Reg[rs1] >> shamt																																
		funct7							rs2					rs1				funct3			rd			opcode									
	sra	0	1	0	0	0	0	0	rs2					rs1				1	0	1	rd			0	1	1	0	0	1	1			
	Reg[rd] = Reg[rs1] >>> Reg[rs2][4:0]																																
I type		Imm[11:0]												rs1				funct3			rd			opcode									
	lw	Imm[11:0]												rs1				0	1	0	rd			0	0	0	0	0	1	1			
	Reg[rd] = Mem[[Reg[rs1] + sExt(Imm[11:0])]] (32 bits)																																
	addi	Imm[11:0]												rs1				0	0	0	rd			0	0	1	0	0	1	1			
	Reg[rd] = Reg[rs1] + sExt(Imm[11:0])																																
	andi	Imm[11:0]												rs1				1	1	0	rd			0	0	1	0	0	1	1			
Reg[rd] = Reg[rs1] & sExt(Imm[11:0])																																	
U type		Imm																		rd			opcode										
	AUIPC	imm[31:12]																		rd			0	0	1	0	1	1	1				
	Reg[rd] = PC + {imm[31:12],12'd0}																																

