


BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI K. K. BIRLA Goa Campus

First Semester 2017-2018

CS F342 Computer Architecture

Lab – 3, 7th September 2017

Implement the following design using verilog HDL in **Xilinx 14.7**. Download **singleCycleInterfaces.v** file. Add **singleCycleInterfaces.v** as a source to your project and modify it.



Instruction Format:

Istruct ion Type	Instruct ion	3 1	3 0	2 9	2 8	2 7	2 6	2 5	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	12	1 1	1 0	9	8	7	6	5	4	3	2	1	0
R		Funct7							rs2				rs1				funct3				rd			opcode									
	sub	0100000							rs2				rs1				000				rd			0110011									
	or	0000000							rs2				rs1				110				rd			0110011									
I		Imm[11:0]												rs1				funct3				rd			opcode								
	andi	Imm[11:0]												rs1				111				rd			0010011								
	srai	0100000							shamt				rs1				101				rd			0010011									
U		Imm[19:0]																				rd			opcode								
	lui	Imm[19:0]																				rd			0110111								
J		Imm[19:0]																				rd			opcode								
	j	Imm[19:0]																				00000			1101111								
CI																		funct3		Imm [5]		rd/rs1			Imm[4:0]			opco de					
	c.addi																	000		Imm [5]		rd/rs1			Imm[4:0]			01					
CR																		funct3		Imm [5]		rd/rs1			rs2			opco de					
	c.mv																	100		0		rd			rs2			10					

Control Circuit :

Instruction	Opcode (IR[6:0])	Funct3 (IR[14:12])	aluSrcB(2b)	aluOp(3b)	toReg(2b)	regWrite	jump
sub	0110011	000	00	001	00	1	0
or	0110011	110	00	010	00	1	0
andi	0010011	111	01	011	00	1	0
srai	0010011	101	10	100	00	1	0
lui	0110111	XXX	00	000	10	1	0
j	1101111	XXX	00	000	00	0	1
c.addi	XXXXXX01	XXX	11	000	00	1	0
c.mv	XXXXXX10	XXX	00	000	01	1	0

ALU operations :

Aluop(3b)	Operation
000	Add
001	Subtract
010	Or
011	And
100	Shift right arithmetic

WaveForm:

