Question 29:

Cache Specifications											
Cache Size	1KB										
Cache Line Size	16B										
Associativity	4										
Write Policy	Write Buffer										
Replacement policy	LRU counter										
Cache Type	Way Halting										

Instructio	Instructio	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1 0
n Type	n	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	,			٥	,	•	,	_	
				f	unct	7				Ir	n[4:0)]		rs1 func						unct	3	rd					opcode					
	srli	0	0	0	0	0	0	0		sha	mt[4	1:0]		rs1 1 0 1						1	rd					0 0 1 0 0 1 1						
Datumo		Reg[rd] = Reg[rs1] >> shamt																														
R type				f	unct	7			rs2					rs1					f	unct	3	rd				opcode						
	sra	0 1 0 0 0 0 0								rs2 rs1							1	0	1			rd			0 1 1 0 0 1 1							
	Reg[rd] = Reg[rs1] >>> Reg[rs2][4:0]																															
		lmm[11:0]													rs1			f	unct	3	rd					opcode						
	lw	Imm[11:0													rs1 0 1					0	rd					0 0 0 0 0 1					1 1	
									R	leg[r	d] = I	Mem	[[Re	g[rs1] + sl	Ext(Im	nm[1	1:0])] (32	bits)											
I type	addi	Imm[11:0						11:0]					rs1 0 0 0						0	rd					0 0 1 0 0 1					1 1	
											Re	eg[rd] = R	eg[rs	1]+	sExt(I	mm	[11:0)])													
	andi		11:0]				rs1					1	1	0	rd					0 0 1 0 0 1					1 1						
											Re	g[rd]] = R	eg[rs	1] &	sExt(I	mm	[11:0)])													
											lm	ım										rd					opcode					
U type	AUIPC									imm[31:12]										rd					0 0 1 0 1 1 1							
											F	Reg[r	d] =	PC+	{imn	า[31:1	2],1	2'd0	}													

Instruction Type	Instruction	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			fur	nct4			rd	/rs1				0	р				
CR type	C.MV	1	0	0	0		rd	(≠ 0)			1	0				
	Reg[rd] = Reg[rs2]																
		fur	ct3		Imm[8		rs1		Imm[7:6 2:1 5]					0	р		
CB type	C.BNEZ	1	1	1	Imm[8	[4:3]			rs1		lm	m[7:6	2:1	2:1 5]		0	1
				if(R	eg[rs1] != ()) PC	= PC	+ sE	xt(I	mm)						
		fur	ct3		Imm	5:3]		rs1			Imm	rs2			0	р	
CS type	C.SW	1	1	0	Imm	5:3]			rs1		Imm	[2 6]		rs2		0	0
			Mem	[Reg[[rs1] + {15'k	0,lm	m[6:	2],2	'b0}] = [Reg[rs2	2]					