




成功大學

National Cheng Kung University


Chapter 3

Arithmetic for Computers




Basic Arithmetic Logic Unit

- Basic ALU




One-bit ALU that performs **AND** and **OR**

Operation(Op.)	Funct.
0	a AND b
1	a OR b





Operation(Op.)	Funct.
0	a AND b
1	a OR b
2	a + b




32-bit ALU

- Cascading 1-bit ALU to 32-bit ALU
- **carry-out** is the **carry-in** of the next bit




Enhanced Arithmetic Logic Unit

- ALU that performs (a **AND** b), (a **OR** b) and (a + b) and (a- b=a + \bar{b} +1)
- =>Binvert=**1** and carryIn=**1**




$$a - b = a + \bar{b} + 1$$

Binvert	CarryIn	Op.	Function
0	X	0	a and b
0	X	1	a or b
0	0	2	a + b
1	1	2	a - b



Enhanced Arithmetic Logic Unit


- Enhanced with **NOR** and **NAND**



$$\bar{a} \vee \bar{b} = \overline{ab}$$

$$\overline{ab} = \bar{a} \vee \bar{b}$$

Ainvert	Binvert	CarryIn	Op.	Func.
0	0	X	0	a and b
0	0	X	1	a or b
0	0	0	2	a + b
0	1	1	2	a-b
1	1	X	0	$\overline{a + b}$
1	1	X	1	\overline{ab}





ALUs with Set Less Than

Review: Set less than

`slt $t0 $t1 $t2` => When $\$t1 < \$t2$, $\$t0 = 1$, otherwise $\$t0 = 0$

- We use $a-b$ to implement slt
 - When $a-b < 0$, signed bit = 1
 - When $a-b \geq 0$, signed bit = 0
- Less signal=>
 - Connect LSB to the signed bit of MSB (See next slide)
 - Other signals are assigned to 0




學

-

Integer Addition and Subtraction


- Addition Example: $7 + 6$



- Subtraction Example: $7 - 6 = 7 + (-6)$

$$\begin{array}{r}
 00000111 \\
 - 00000110 \\
 \hline
 00000001
 \end{array}$$

$$\begin{array}{r}
 +7: 0000\ 0000\ \dots\ 0000\ 0111 \\
 +(-6): 1111\ 1111\ \dots\ 1111\ 1010 \\
 \hline
 +1: 0000\ 0000\ \dots\ 0000\ 0001
 \end{array}$$




Situations when overflow occurs

- Situation that overflow occurs for signed integers

Operation	A	B	Result when Overflow
A+B	A \geq 0	B \geq 0	<0
A+B	<0	<0	\geq 0
A-B	A \geq 0	B<0	<0
A-B	A<0	B \geq 0	\geq 0

$$\begin{array}{r}
 0111 \\
 +0001 \\
 \hline
 1000
 \end{array}
 \quad 7+1 \neq -8$$

$$\begin{array}{r}
 1111 \\
 +1000 \\
 \hline
 0111
 \end{array}
 \quad -1+(-8) \neq 7$$





Final 32-bit ALU

- Binvert is compatible to CarryIn => Connect **Binvert** to CarryIn
=> is renamed to Bnegate
- Add **Zero detection circuit** => If all bit is 0 => Zero=1

Ainvert	Binvert	CarryIn	Op.	Func.
0	0	X	0	a and b
0	0	X	1	a or b
0	0	0	2	a + b
0	1	1	2	a - b
0	1	1	3	slt

Bnegate	Op[1:0]	Func.
0	00	a and b
0	01	a or b
0	10	a + b
1	10	a - b
1	11	slt



Recap: Faster adder-Carry Lookahead

- Taught in **digital system design** course

$$g_i = a_i b_i$$



$$p_i = a_i + b_i$$

$$c1 = g0 + (p0 \cdot c0)$$

$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$



$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) + (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$





Multiplication

- Binary multiplication is just a *bunch* of right shifts and adds





Multiplication

- Start with long-multiplication approach





Multiplication

- Start with long-multiplication approach





Multiplication

- Start with long-multiplication approach





Multiplication

- Start with long-multiplication approach



Multiplication



- Start with long-multiplication approach




Multiplication Hardware



成功大學




Multiplicand: 64 bits
Product: 64 bits
Multiplier: 32 bits



Course Administration (4/17)

- Course Progress: Multiplier
- Homework 2: due:4/27
- Online quiz: socrative.com



Optimized Multiplier

- Observations: Two ways of multiplication
 - Shift **multiplicand left** or shift **product right**


$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 1000 \end{array}$	$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 1000 \\ 1000 \\ \hline 11000 \end{array}$	$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 11000 \\ 0000 \\ \hline 11000 \end{array}$	$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 011000 \\ 1000 \\ \hline 1011000 \end{array}$
---	---	--	---

Shift multiplicand
left 1 bit and add

Shift multiplicand
left 2 bit but **no** add

$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 1000 \end{array}$	$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 1000 \\ 1000 \\ \hline 11000 \end{array}$	$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 11000 \\ 0000 \\ \hline 011000 \end{array}$	$\begin{array}{r} 1000 \\ \times 1011 \\ \hline 011000 \\ 1000 \\ \hline 1011000 \end{array}$
---	---	---	---

product shift right and add






成都大學

Optimized Multiplier

- Initial: 32 bit multiplicand, multiplier is stored in right side of product
- Product shift right after each iteration



1000
1011


add

10001011 shift
01000 101
1000 add

11000 101 shift
011000 10
0000 add

011000 10 shift
0011000 1
1000 add

1011000 1 shift
01011000







成功大學

Optimized Multiplier

- Step 1







成功大學

Optimized Multiplier

- Step 2






成功大學

Optimized Multiplier

- Step 3




1000
1011

10001011 shift
01000 101
1000 add

11000 101 shift
011000 10
0000 add

011000 10 shift
0011000 1
1000 add

1011000 1 shift
01011000





成功大學

Optimized Multiplier

- Step 4:

1000
1011


add

10001011 shift
01000 101
1000 add


11000 101 shift
011000 10
0000 add

011000 10 shift
0011000 1
1000 add

1011000 1 shift
01011000




Final product: 01011000






Faster Multiplier


- Uses faster adder
 - Addition is repetitively performed
 - Faster adder can improve multiplication speed
 - E.g. carry lookahead adder, carry save adder, etc.
 - See appendix C



Carry lookahead adder



Carry save adder







Faster Multiplier

- Perform **addition** in **parallel**
 - Uses multiple adders
 - Can be pipelined to reduce critical paths


$$\begin{array}{r} 0010 \\ \times 0011 \\ \hline 0010 \\ 0010 \\ \hline 0000 \\ 0000 \\ \hline 0000110 \end{array}$$

Perform addition in parallel



MIPS Multiplication


- **Two** special 32-bit registers for **product**
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt # HI|LO = $\$rs * \rt , result is stored in 64 bit HI|LO
 - mf**hi** rd / mf**lo** rd
 - Move from HI/LO to rd
 - Can test **HI** value to see if product overflows 32 bits
 - mul rd, rs, rt #pseudoinstruction
 - Low-order 32 bits of product is moved to **\$rd** (use when you know the product is less than 32 bits)




Example

- Write a program that evaluates the formula $5 * 12 - 74$.

```
## Program to calculate 5*12 - 74
## $9  result
    .text
    .globl main
main:
    ori    $t0, $0, 12      # put 12 into $t0
    ori    $t1, $0, 5       # put 5 into $t1
    mult   $t0, $t1         # lo = 5x12
    mflo   $t1              # $t1 = 5x12
    addi   $t1, $t1, -74     # $t1 = 5x12 - 74
```




Division




n -bit operands yield n -bit quotient and remainder

- Check if divisor = 0
- Long division approach
 - If divisor \leq dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Division is just a bunch of **quotient digit guesses** and **left shifts** and **subtracts**




Division




n -bit operands yield n -bit quotient and remainder



- Check if divisor = 0
- Long division approach
 - If divisor \leq dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0 , add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required



First version of Division hardware




- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both






Restoring Division Example

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	①110 0111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	①111 0111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	①111 1111
	2b: Rem < 0 \Rightarrow +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
4	1: Rem = Rem - Div	0000	0000 0100	①000 0011
	2a: Rem \geq 0 \Rightarrow sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	①000 0001
	2a: Rem \geq 0 \Rightarrow sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001




Optimized division hardware

- Division is similar to multiplication, so is hardware




Improved hardware
 32-bit Divisor
 No extra bit for Quotient




Why Division is slower?

- Division is slower than multiplication because
 - Need **remainder** to decide next quotient bit
 - Division is done **sequentially**
 - Can't be done in parallel
- Different Division (skipped)
 - Restoring
 - Nonrestoring
 - SRT



n -bit operands yield n -bit quotient and remainder



MIPS Division

- Use HI/LO registers for result


- HI: 32-bit remainder
- LO: 32-bit quotient

- Instructions

- `div rs, rt`
- `divu rs, rt`

```
div    $s0, $s1    # lo = $s0 / $s1  
                        # hi = $s0 mod $s1  
mfhi   $t0         #move reminder to $t0  
mflo   $t1         #move quotient to $t1
```

- No overflow or divide-by-0 checking
 - Software must perform checks if required
- Use `mfhi` , `mflo` to access result





成功大學

National Cheng Kung University

Backup slides

