




成功大學

National Cheng Kung University



Chapter 2

Instructions: Language of the Computer




Instruction Set

- Instruction Set : set of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects **in common**
- **Interface** between hardware and software of a computer



The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E



Instructions in Chapter 2

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add \$s1,\$s2,\$s3	$\$s1 = \$s2 + \$s3$	Three register operands
	subtract	sub \$s1,\$s2,\$s3	$\$s1 = \$s2 - \$s3$	Three register operands
	add immediate	addi \$s1,\$s2,20	$\$s1 = \$s2 + 20$	Used to add constants
Data transfer	load word	lw \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Word from memory to register
	store word	sw \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1$	Word from register to memory
	load half	lh \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Halfword memory to register
	load half unsigned	lhu \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Halfword memory to register
	store half	sh \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1$	Halfword register to memory
	load byte	lb \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Byte from memory to register
	load byte unsigned	lbu \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1$	Byte from register to memory
	load linked word	ll \$s1,20(\$s2)	$\$s1 = \text{Memory}[\$s2 + 20]$	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	$\text{Memory}[\$s2 + 20] = \$s1; \$s1 = 0 \text{ or } 1$	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	$\$s1 = 20 * 2^{16}$	Loads constant in upper 16 bits
Logical	and	and \$s1,\$s2,\$s3	$\$s1 = \$s2 \& \$s3$	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	$\$s1 = \$s2 \$s3$	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	$\$s1 = \sim (\$s2 \$s3)$	Three reg. operands; bit-by-bit NOR
	and immediate	andi \$s1,\$s2,20	$\$s1 = \$s2 \& 20$	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	$\$s1 = \$s2 20$	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	$\$s1 = \$s2 \ll 10$	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	$\$s1 = \$s2 \gg 10$	Shift right by constant
Conditional branch	branch on equal	beq \$s1,\$s2,25	if ($\$s1 == \$s2$) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if ($\$s1 \neq \$s2$) go to PC + 4 + 100	Not equal test; PC-relative
	set on less than	slt \$s1,\$s2,\$s3	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than; for beq, bne
	set on less than unsigned	sltu \$s1,\$s2,\$s3	if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if ($\$s2 < 20$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if ($\$s2 < 20$) $\$s1 = 1$; else $\$s1 = 0$	Compare less than constant unsigned
Unconditional jump	jump	j 2500	go to 10000	Jump to target address
	jump register	jr \$ra	go to \$ra	For switch, procedure return
	jump and link	jal 2500	$\$ra = \text{PC} + 4$; go to 10000	For procedure call

Arithmetic Operations


- **Add** and **subtract**, three operands

- Two sources and one destination

add a, b, c ; a gets b + c

sub a, b, c ; a gets b - c

- All **arithmetic** operations have this form
- *Design Principle 1: Simplicity favors regularity*
 - **Regularity** makes implementation **simpler**
 - **Simplicity** enables higher performance at lower **cost**




Arithmetic Example

- C code:

$f = (g + h) - (i + j);$

- Compiled MIPS code:



```
add t0, g, h    # temp t0 = g + h
add t1, i, j    # temp t1 = i + j
sub f, t0, t1   # f = t0 - t1
```





Register Operands

- Arithmetic instructions use **register** operands
- MIPS has a **32** × 32-bit register file
 - Use for frequently accessed data
 - Registers numbered 0 to 31
 - 32-bit data called a “**word**”
- *Design Principle 2: **Smaller is faster***
 - Smaller register file make operation fast
 - Much **faster** than main memory (which has millions of locations)



Naming Conventions for Register

- \$t0, \$t1....\$t9 for temporary values
- \$s0, \$s1,....\$s7 for saved variable
- Register 1, called \$at, is reserved for the assembler (see Section 2.12),

Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2-3	Values for results and expression evaluation	no
\$a0-\$a3	4-7	Arguments	no
\$t0-\$t7	8-15	Temporaries	no
\$s0-\$s7	16-23	Saved	yes
\$t8-\$t9	24-25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes




Register Operand Example

- Find the compiled MIPS code for the following C code:

$f = (g + h) - (i + j);$

f in \$s0, g in \$s1, h in \$s2,
i in \$s3, j in \$s4

```
add $t0, $s1, $s2 // $t0 = g+h
add $t1, $s3, $s4 // $t1 = i+j
sub $s0, $t0, $t1 // f = (g+h) - (i+j)
```







Memory Operands

- **Main** memory used for composite data
 - Arrays, structures, dynamic data
- Memory is **byte** addressed
 - Each address identifies an **8-bit byte**
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is **Big Endian**
 - **Most-significant byte** at least address of a word
- To apply arithmetic operations,
- **Load** values from **memory** into **registers**

```
lw $s1, 20($s2)
=> $s1=Mem[$s2+20]
```

- **Store** result from **register** to **memory**

```
sw $s1, 20($s2)
=> Mem[$s2+20]=$s1
```



Big and Little Endian

- MIPS is **Big Endian**
 - **Most-significant byte** at least address of a word
 - *c.f.* Little Endian: least-significant byte at least address
- How the data is **0x12FE34DC** stored in
 1. big endian
 2. little endian

Address


3	DC
2	34
1	FE
0	12

big endian

Address

3	12
2	FE
1	34
0	DC

Little endian



Memory Operand Example 1

- C code:


```
g = h + A[8];
```

 - *g* in *\$s1*, *h* in *\$s2*, base address of *A* in *\$s3*
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word

```
lw $t0, 32($s3) #load word
add $s1, $s2, $t0
```


offset

base register

\$s3	Base address of A
\$s2	h
\$s1	g
\$s0	

.....

X+32	A[8]
X+12	A[3]
X+8	A[2]
X+4	A[1]
X	A[0]



Memory Operand Example 2

- Convert the following C code to MIPS instruction

$A[12] = h + A[8];$

– h in $\$s2$, base address of A in $\$s3$



- Compiled MIPS code:

– Index 8 requires offset of 32

`lw $t0, 32($s3) #load word`



`add $t0, $s2, $t0 # $t0 is a temporary reg.`

`sw $t0, 48($s3)`



Registers vs. Memory

- Registers are **faster** to access than memory
- Operating on **memory** data requires **loads** and **stores**
 - Data are loaded into registers before processed
 - **More** instructions to be executed
 - But no need to process **register and memory data** at the same time => simplified
- Compiler must use **registers** for variables as much as possible
 - Only put **less** frequently used variables to memory
 - **Register** optimization is important!



Immediate Operands

- **Constant** data specified in an **instruction**


```
addi $s3, $s3, 1 => $s3=$s3+1
```

- **No subtract** immediate instruction
 - Just use a negative constant


```
addi $s3, $s3, -1
```

- *Design Principle 3: Make the common case fast*
 - Add 1 and subtract 1 are common
 - Small **constants** are common
 - Immediate operand avoids a **load** instruction

```
lw $s1, 0($s0)  
add $s3, $s3, $s1
```




```
addi $s3, $s3, 1
```



The Constant Zero

- MIPS **register 0 (\$zero)** is the constant 0
 - Cannot be changed
- Useful for common operations
 - E.g. move between registers

```
add $t2, $s1, $zero # $t2=$s1
```



Unsigned Binary Integers

- Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$


- Range: 0 to $+2^n - 1$

- Example

$$\begin{aligned} & 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1011_2 \\ &= 0 + \dots + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ &= 0 + \dots + 8 + 0 + 2 + 1 = 11_{10} \end{aligned}$$

- Using 32 bits

- 0 to +4,294,967,295



2s-Complement Signed Integers



- Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$


- Range: -2^{n-1} to $+2^{n-1} - 1$

- Example

- $1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1100_2$
 $= -1 \times 2^{31} + 1 \times 2^{30} + \dots + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0$
 $= -2,147,483,648 + 2,147,483,644 = -4_{10}$

- Using 32 bits


- $-2,147,483,648$ to $+2,147,483,647$



2s-Complement Signed Integers



- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- **Non-negative numbers** have the same unsigned and 2s-complement representation
 - 5 is 101_2 in both unsigned and 2s-complement signed
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - -1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111




Signed Negation

- Convert n to $-n \Rightarrow$ Complement and add **1**
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$\text{because } x + \bar{x} = 1111 \dots 111_2 = -1$$

$$\bar{x} + 1 = -x$$

- Example: negate +2
 - $+2 = 0000 \ 0000 \dots 0010_2$
 - $-2 = 1111 \ 1111 \dots 1101_2 + 1$
 $= 1111 \ 1111 \dots 1110_2$



Sign Extension

- Representing a number using **more bits, but still preserve** the numeric value
- Signed values: Replicate the **sign bit** to the left

Examples: 8-bit to 16-bit


+2: 0000 0010 => 0000 0000 0000 0010

-2: 1111 1110 => 1111 1111 1111 1110

- Unsigned values: extend with **0s**

Examples: 8-bit to 16-bit

+2: 0000 0010 => 0000 0000 0000 0010



Why do we need sign extension?

- Because an instruction is 32-bit, the constant or address in the instruction is less than 32-bit. In order keep the same value when putting the data into register, the constant or address must be signed extended.

111111111011111
1
16-bit




000000000 111111111011111
32-bit register

Wrong



1111111111111
111111111011111


Correct




Why do we need sign extension?

- Because an instruction is 32-bit, the constant or address in the instruction is less than 32-bit. In order keep the same value when putting the data into register, the constant or address must remain the same..

```
addi $s3, $s3, 1 => $s3=$s3+1
```




- Used in MIPS instruction set
 - addi: extend immediate value
 - lb, lh: extend loaded byte/halfword (discussed later)
 - beq, bne: extend the displacement (discussed later)



Representing Instructions


- Instructions are encoded in **binary**
 - Called machine code
- MIPS instructions
 - Encoded as **32-bit** instruction words
 - Not many different instruction types
 - Regularity
 - Easier to implement
- Register that are frequently used
 - \$t0 – \$t7 are reg's 8 – 15
 - \$t8 – \$t9 are reg's 24 – 25
 - \$s0 – \$s7 are reg's 16 – 23



MIPS R-format Instructions



- Instruction fields
 - op: **operation** code (opcode) => indicate the operation
 - rs: **first source** register number
 - rt: **second source** register number
 - rd: **destination** register number
 - shamt: **shift** amount (00000 for now) => (in Section 2.6)
 - funct: function code (extends **opcode**)=>select the specific variant of the operation in the op field



R-format Example (add, and, ..etc.)

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

No
shift

Note:

\$s1=r17

\$s2=r18


\$t0=r8

op	\$s1	\$s2	\$t0	0	add
----	------	------	------	---	-----

0	17 ₁₀	18 ₁₀	8	0	32
---	------------------	------------------	---	---	----

000000	10001	10010	01000	00000	100000
--------	-------	-------	-------	-------	--------

$$0000001000110010010000000100000_2 = 02324020_{16}$$




Recap: Hexadecimal

- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

0	0000	4	0100	8	1000	c	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	a	1010	e	1110
3	0011	7	0111	b	1011	f	1111

■ Example: eca8 6420

■ 1110 1100 1010 1000 0110 0100 0010 0000





MIPS I-format Instructions (lw, sw, addi,...,etc.)




- **Immediate** arithmetic and **load/store** instructions
 - **rt**: destination or source register number
 - Constant: -2^{15} to $+2^{15} - 1$ because 4th field is 16-bit
 - Address: offset added to **base** address in **rs**

addi \$s3, \$s3, 1 $\$s3 = \$s3 + 1$



lw \$t0, 32(\$s3) $\$t0 = \text{MEM}[\$s3 + 32]$



Example

- Translate the following statement into binary code


Opcode: lw:35₁₀, sw:43₁₀
 \$t0:r8, \$t1:r9

lw \$t0, 16(\$t1)

op	rs	rt	Address offset
35	9	8	16

sw \$t0, 16(\$t1)



op	rs	rt	rd	shamt	funct
43	9	8			16



Example

- Translate the following statement into (1)MIPS instruction (2) binary code, assuming $\$t1$ is the base address of A and $\$s2$ contains h

$$A[3] = h + A[3]$$




Instructions so far

MIPS machine language


Name	Format	Example						Comments
add	R	0	18	19	17	0	32	add \$s1,\$s2,\$s3
sub	R	0	18	19	17	0	34	sub \$s1,\$s2,\$s3
addi	I	8	18	17	100			addi \$s1,\$s2,100
lw	I	35	18	17	100			lw \$s1,100(\$s2)
sw	I	43	18	17	100			sw \$s1,100(\$s2)
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	R	op	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	I	op	rs	rt	address			Data transfer format

FIGURE 2.6 MIPS architecture revealed through Section 2.5. The two MIPS instruction formats so far are R and I. The first 16 bits are the same: both contain an *op* field, giving the base operation; an *rs* field, giving one of the sources; and the *rt* field, which specifies the other source operand, except for load word, where it specifies the destination register. R-format divides the last 16 bits into an *rd* field, specifying the destination register; the *shamt* field, which Section 2.6 explains; and the *funct* field, which specifies the specific operation of R-format instructions. I-format combines the last 16 bits into a single *address* field. Copyright © 2009 Elsevier, Inc. All rights reserved.




Stored Program Computers

The BIG Picture



- Instructions represented in **binary**, just like **data**
- Instructions and data stored in **memory**
- Programs can operate on **programs**
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs




Logical Operations

- Instructions for bitwise manipulation

Operation	C	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor



- Useful for **extracting** and **inserting** groups of bits in a word



Shift Operations

- Shift **left** logical
 - Shift left and fill with 0 bits
 - `sl l` by i bits **multiplies** by 2^i (`00000011` \ll 2 \Rightarrow `00001100`)
- **Instruction format for `sll`: op:0, funct: 0**
- **`shamt`: how many positions to shift**

`Sll $t2, $s0, 2 # reg $t2 = reg $s0 << 2bits`





Shift Operations

- Shift **right** logical (srl)
 - Shift right and fill with 0 bits
 - srl by i bits **divides** by 2^i (unsigned only)
- **Instruction format for srl: op:0, funct: 2**
- **shamt**: how many **positions** to shift



Srl \$t2, \$s0, 2 # reg \$t2= reg \$s0 >> 2bits



AND Operations


- Useful to **mask** bits in a word
 - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

\$t2	0000 0000 0000 0000 0000	1101	1100 0000
\$t1	0000 0000 0000 0000 0011	1100	0000 0000
\$t0	0000 0000 0000 0000 0000	1100	0000 0000

- Instruction format for and: op:0, funct: 100100_2

0	rs	rt	rd	shamt	100100_2
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits





OR Operations

- Useful to **include** bits in a word
 - Set some bits to **1**, leave others unchanged

or \$t0, \$t1, \$t2

\$t2	0000 0000 0000 0000 0000	1101	1100 0000
\$t1	0000 0000 0000 0000 0011	1100	0000 0000
\$t0	0000 0000 0000 0000 0011	1101	1100 0000

- Instruction format for and: op:0, funct: 100101_2



NOT Operations


- Useful to **invert** bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has **NOR 3-operand** instruction
 - $a \text{ NOR } b == \text{NOT} (a \text{ OR } b)$

`nor $t0, $t1, $zero`

← Register 0: always read as zero


\$t1 0000 0000 0000 0000 0011 1100 0000 0000

\$t0 1111 1111 1111 1111 1100 0011 1111 1111



Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- j L1
 - unconditional jump to instruction labeled L1






Compiling If Statements

- C code:

```
if (i == j) f = g+h;  
else f = g-h;
```


\$s0	f
\$s1	g
\$s2	h
\$s3	i
\$s4	j



- Compiled MIPS code:

```
    bne $s3, $s4, Else    // if (i != j) goto ELSE  
    add $s0, $s1, $s2    // f = g+h  
    j    Exit  
Else: sub $s0, $s1, $s2    // f = g-h  
Exit: ...
```

Assembler calculates addresses





\$s3

Compiling Loop Statements

- Convert the following C code to MIPS instruction, assume *i* is in \$s3, *k* in \$s5, base address of *save* is in \$s6

\$s5

while (save[i] == k) i += 1;

Save[i]

Save[2]

Save[1]


\$s6 → Save[0]

- Compiled MIPS code:

```

Loop:  sll    $t1, $s3, 2 # $t1=i * 4
        add   $t1, $t1, $s6 #address of save[i]
        lw    $t0, 0($t1)   # load save[i]
        bne   $t0, $s5, Exit # branch if save[i] != k
        addi  $s3, $s3, 1
        j     Loop
Exit:  ...

```







Basic Blocks

- A basic block is a **sequence of instructions with**
 - No embedded branches (except at end)
 - No branch targets (except at beginning)

```
Loop:  slt    $t1, $s3, 2
        add   $t1, $t1, $s6
        lw    $t0, 0($t1)
        bne   $t0, $s5, Exit
        addi  $s3, $s3, 1
        j     Loop
Exit:  ...
```



- A compiler identifies **basic blocks** for optimization
- An advanced processor can accelerate execution of basic blocks=>e.g. **keep frequently data** in registers




More Conditional Operations

- Set result to **1** if a condition is true
 - Otherwise, set to 0
- `slt rd, rs, rt`
 - if ($rs < rt$) $rd = 1$; else $rd = 0$;
- `slti rt, rs, constant` //immediate mode
 - if ($rs < \text{constant}$) $rt = 1$; else $rt = 0$;
- Use in **combination** with **beq, bne** to create **relative conditions**(equal, not equal, less than....)
- **For example**


<code>if (\$s1 < \$s2)</code>		<code>slt \$t0, \$s1, \$s2</code>
<code>branch to L</code>		<code>bne \$t0, \$zero, L</code>

Why not use a single instruction for **blt** (branch less than), **bge** (branch greater than), etc?



Why not blt and bgt

- because Hardware for $<$, \geq , ... **slower** than $=$, \neq
 - **Greater or less than** use **2s-complement** subtraction, but $=$ or \neq use xor
 - Combining **$<$ or \geq** with **branch** involves more work per instruction, requiring a slower clock
 - All instructions **penalized!**
- **beq** and **bne** are the common case, no need to create instructions for blt and bgt
- \Rightarrow a good design compromise



Signed vs. Unsigned


- **Signed** comparison: `slt`, `slti`
- **Unsigned** comparison: `sltu`, `sltui`
- Example
 - `$s0 = 1111 1111 1111 1111 1111 1111 1111 1111`
 - `$s1 = 0000 0000 0000 0000 0000 0000 0000 0001`

`slt $t0, $s0, $s1 # signed`

`$t0 = 0 or 1 ??`


`sltu $t0, $s0, $s1 # unsigned`

`$t0 = 0 or 1???`





Procedure Calling

- Steps required to execute a procedure
 1. Place **parameters** in registers, where the procedure can access (in register **\$a0** to **\$a3**)
 2. Transfer control to procedure (using **jal** instruction)
 3. Acquire storage for procedure (**save the registers** that you are going to use)
 4. Perform procedure's operations
 5. Place results in registers for caller (register **v0** and **v1**)
 6. Return to place of call (restore **saved register**, and run **jr \$ra**)



Procedure Calling Steps

- Required Steps






Naming Conventions for procedure calling


- **\$a0-\$a3**: four arguments to pass parameters
- **\$v0-\$v1**: registers to return values
- **\$ra** : return address
- \$t0, \$t1....\$t9 for temporary values
 - Can be **overwritten** by callee without saving
- \$s0, \$s1,...\$s7 for saved variable
 - Must be saved/restored by **callee**

Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2-3	Values for results and expression evaluation	no
\$a0-\$a3	4-7	Arguments	no
\$t0-\$t7	8-15	Temporaries	no
\$s0-\$s7	16-23	Saved	yes
\$t8-\$t9	24-25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes



Program Counter


- **Program Counter** is used to indicate the next instruction to be executed



```

1000 lw ..
1004 add $t0
1008 sll ...
100C sll ...
.....
  
```

Before add (when
executing *lw*)
\$pc = 1004



Procedure Call Instructions

- Procedure call: **jump and link**

j al ProcedureLabel

- Address of the following instruction are in **\$ra**
- Jumps to **target** address

```
int main()
```

```
{ ...
  t1 = fact(8);
  t2 = fact(3);
  t3 = t1 + t2;
  ...
```



```
1000 xxx ..
1004 j al fact
1008 sll ...
100C sll ...
```

Before jal
\$pc = 1004
\$ra = XXX


```
}
```

```
int fact(int n)
```

```
{
  int i, f = 1;
  for (i = n; i > 1; i--)
    f = f * i;
  return f;
}
```

```
.....
2010 fact: ...
2014.....
2018 .....
```

After jal
\$pc = ?
\$ra = ?



Leaf Procedure Example

- C code:

```

int leaf_example (int g, h, i, j)
{ int f;
  f = (g + h) - (i + j);
  return f;
}

```


Diagram annotations for the C code:

- Box around `f` points to `$s0`
- Box around `(g + h)` points to `$t0`
- Box around `(i + j)` points to `$t1`

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)

\$a0	g
\$a1	h
\$a2	i
\$a3	j
\$s0	f

Three register \$s0, \$t0, \$t1 are saved
used in leaf_example=> need to be
saved



```
int leaf_example (int g, h, i, j)
```

```
{ int f;
```

```
  f = (g + h) - (i + j);
```

```
  return f;
```

```
}
```

\$s0

\$t0

\$t1

Three local variables

\$a0	g
\$a1	h
\$a2	i
\$a3	j

\$s0	f
\$v0	

High address

\$sp →

Low address

a.

leaf_example:

```
addi $sp, $sp, -12
```

```
sw $t1, 8($sp)
```

```
sw $t0, 4($sp)
```

```
sw $s0, 0($sp)
```

```
add $t0, $a0, $a1
```

```
add $t1, $a2, $a3
```

```
sub $s0, $t0, $t1
```

```
add $v0, $s0, $zero
```

```
lw $s0, 0($sp)
```

```
lw $t0, 4($sp)
```

```
lw $t1, 8($sp)
```


```
addi $sp, $sp, 12
```

```
jr $ra
```



b.

c.



```
int leaf_example (int g, h, i, j)
```

```
{ int f;
```

```
  f = (g + h) - (i + j);
```

```
  return f;
```

```
}
```

\$s0

\$t0

\$t1

Three local variables

```
leaf_example:
```

```
  addi $sp, $sp, -12
```

```
--sw--$t1,-8($sp)---
```

```
--sw--$t0,-4($sp)---
```

```
sw    $s0, 0($sp)
```

```
add   $t0, $a0, $a1
```

```
add   $t1, $a2, $a3
```

```
sub   $s0, $t0, $t1
```

```
add   $v0, $s0, $zero
```

```
lw    $s0, 0($sp)
```

```
--lw--$t0,-4($sp)---
```

```
--lw--$t1,-8($sp)---
```

```
addi  $sp, $sp, 12
```

```
jr    $ra
```

Improved Version

\$a0	g
\$a1	h
\$a2	i
\$a3	j


\$s0	f
\$v0	

Caller maintains \$t0~\$t9

Callee maintains \$s0~\$s7

Therefore, no need to
main the states of \$t0 and
\$t1

=> 2 sw and 2 lw instructions are
reduced



Leaf and Non-Leaf Procedures

- Leaf procedure: one that doesn't call other procedures
- Non-leaf procedure: one that calls **other** procedures (a procedure can be both **caller** and **callee**)

Leaf procedure is a callee

↓

```
int leaf(int arg1, arg2)
{
    int f;
    f = g-h;
    return f;
}
```


both caller and callee

↓

```
int nonleaf()
{
    int x ;



    x =leaf(arg1,arg2);

    return x;
}
```




Issues in non-leaf procedure

- Additional challenge for non-leaf procedure





=>Wrong



Register State Reservation for Non-leaf procedure



- Maintain register states by **saving** them before the function executes, and **restoring** them after the function completes.
- **Caller** take care of **\$a0-\$a3** and **\$t0-\$t9** registers and **callee** take care of **\$s0-\$s7**, **\$ra**. Note that **nonleaf** is both caller and callee.




```

int fact (int n)
{
    if (n < 1) return 1;
    else return n * fact(n - 1);
}

```

\$a0 n

Register State Reservation

- Caller
 - \$a0 ~\$a3
 - \$t0~\$t9
- Callee
 - \$ra
 - \$s0~\$s7

fact:

Reserve
\$ra and
\$a0

```

    addi $sp, $sp, -8
    sw    $ra, 4($sp)
    sw    $a0, 0($sp)
    slti  $t0, $a0, 1
    beq   $t0, $zero, L1

```

```

# adjust stack for 2 items
# save return address
# save argument
# test for n < 1

```

```

    addi $v0, $zero, 1
    addi $sp, $sp, 8
    jr    $ra

```

```

# if so, result is 1
# pop 2 items from stack
# and return

```

```

L1: addi $a0, $a0, -1
    jal  fact

```

```

# else decrement n
# recursive call
# restore original n
# and return address
# pop 2 items from stack
# multiply to get result
# and return


```

Restore
\$ra and
\$a0

```


    lw    $a0, 0($sp)
    lw    $ra, 4($sp)
    addi  $sp, $sp, 8
    mul   $v0, $a0, $v0
    jr    $ra

```




Local Data on the Stack

```
Func test() {  
1  → int a;  
    .... Stmts..  
2  → int b;  
    .....Stmts...  
}
```




At 1




At 2

- local data are also preserved by **callee**
 - e.g., C automatic variables
- Therefore, \$sp value may change in callee => local variable have different **offsets**
 - e.g. a is \$sp in case, and \$sp+4 in case 2
 - hard to use **\$sp** to access local data
 - Define a new pointer => **\$fp**






Frame pointer



```
Func test() {  
    int a;  
    .... //statements..  
    int b;  
    .....//statements  
}
```


- Frame pointer : a stable base register for local memory-reference
- (\$fp) points to the **first word** of the frame of a procedure (**activation record**)





成功大學

Summary: stack allocation before and after call




Before

During



After

- Local data allocated by callee
 - e.g., C automatic variables



MIPS Memory Layout


- **Static Text:** program code,
start at 00400000_{16}
- **Static data:** static variables in C,
constant arrays and strings
 - Start at $1000\ 0000_{16}$
 - **\$gp (global pointer)** initialized
to 10008000_{16}
 - allowing \pm offsets into this
segment
- **Dynamic data:** heap,
 - E.g., malloc in C, new in Java
 - Grow up toward stack
- **Stack:** automatic storage
 - \$sp initialized to $7ffffffc_{hex}$



Summary: Register Conventions

- Caller takes care of **\$a0-\$a3** and **\$t0~\$t9** and callee takes care of **\$ra** and **\$s0~\$s7**
 - Must be saved/restored by **callee**
- **\$ra, \$s0~\$s7, \$gp, \$sp, \$fp** are preserved on a procedure call


Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2-3	Values for results and expression evaluation	no
\$a0-\$a3	4-7	Arguments	no
\$t0-\$t7	8-15	Temporaries	no
\$s0-\$s7	16-23	Saved	yes
\$t8-\$t9	24-25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes



Character Data

- Byte-encoded character sets
 - **ASCII**: 128 characters (1-byte)
 - 95 graphic, 33 control
 - Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- **Unicode**: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings => to save some space

	0	1	2	3	4	5	6	7
0	NUL	DLE	space	0	@	P	`	p
1	SOH	DC1 XON	!	1	A	Q	a	q
2	STX	DC2	"	2	B	R	b	r
3	ETX	DC3 XOFF	#	3	C	S	c	s
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	E	U	e	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	'	7	G	W	g	w
8	BS	CAN	(8	H	X	h	x
9	HT	EM)	9	I	Y	i	y
A	LF	SUB	*	:	J	Z	j	z
B	VT	ESC	+	;	K	[k	{
C	FF	FS	,	<	L	\	l	
D	CR	GS	-	=	M]	m	}
E	SO	RS	.	>	N	^	n	~
F	SI	US	/	?	O	_	o	del



Byte/Halfword Operations

- MIPS **byte/halfword** load/store are common for **string** processing
- lb** \$t0, 0(\$sp) //load with sign extension
 - Load **rs+offset** address into **rt**
 - Sign** extend to 32 bits in **rt**

\$t0=00000000**00000000**00000000**00000000**

\$sp → 00000000**00000000**00000000**10000000**

\$t0=? After lb \$t0 0(\$sp)

11111111**11111111**11111111**10000000**


- sb** \$t0, 0(\$sp)
 - Store just rightmost byte

\$t0=

000000000000000000000000**10000000**

\$sp →

111111111111111111111111**10000000**




String Copy Example

- C code (naïve):

- Null-terminated string

```
void strcpy (char x[], char y[])  
{ int i;  
  i = 0;  
  while ((x[i]=y[i])!='\0')  
    i += 1;  
}
```

- Addresses of x, y in \$a0, \$a1
- i in \$s0



```

void strcpy (char x[], char y[])
{ int i;
  i = 0;
  while ((x[i]=y[i])!='\0')
    i += 1;
}

```

String Copy Example

\$s0 i


- MIPS code:

strcpy:

```

        addi $sp, $sp, -4      # adjust stack for 1 item
        sw   $s0, 0($sp)      # save $s0
        add  $s0, $zero, $zero # i = 0
L1:     add  $t1, $s0, $a1      # addr of y[i] in $t1
        lbu  $t2, 0($t1)       # $t2 = y[i]
        add  $t3, $s0, $a0      # addr of x[i] in $t3
        sb   $t2, 0($t3)       # x[i] = y[i]
        beq  $t2, $zero, L2     # exit loop if y[i] == 0
        addi $s0, $s0, 1       # i = i + 1, next byte
        j    L1                # next iteration of loop
L2:     lw   $s0, 0($sp)       # restore saved $s0
        addi $sp, $sp, 4       # pop 1 item from stack
        jr   $ra               # and return

```



32-bit Constants

- Most constants are small (16 bit range is $-2^{16} \sim 2^{16}-1$)
- Sometimes we need **32-bit constant**, but a instruction can't have **32-bit constant** (no space for op code)
- => combine **lui** and **ori** instruction to achieve this
- **lui rt, constant**
 - Copies 16-bit constant to **left 16 bits** of rt
 - Clears right 16 bits of rt to 0

Question: Steps to set \$s0 to 4,000,000

$$4000000_{10} = 0000\ 0000\ 0011\ 1101\ 0000\ 1001\ 0000\ 0000_2$$

lui \$s0, 61


0000 0000 0011 1101 0000 0000 0000 0000

ori \$s0, \$s0, 2304

0000 0000 0000 0000 0000 1001 0000 0000

Finally, \$s0 =

0000 0000 0011 1101 0000 1001 0000 0000



Branch Addressing (for beq, bne)

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward

Addr.	Inst.
8 (01000)	beq \$t0 \$t1
12(01100)
16(10000)
20(10100)




■ PC-relative addressing

- Address is always a multiple of 4 => **offset/4** is stored in the instruction
- Target address = **PC + (Address × 4)**
- PC is already incremented by 4

op	rs	rt	Address (=Offset/4)
6 bits	5 bits	5 bits	16 bits


If the above **beq** go to address 20 when \$s0==\$t1,



2

000100 01000 01001 0000 0000 0000 0010

beq \$t0 \$t1




Example

- Suppose \$s0=\$t1,
- (1) find target address of **beq** instruction
- (2) the next instruction to be executed


Addr.	Inst.
4(00100)	beq \$s0 \$t1 2
8(01000)	Inst1.....
12(01100)	Inst2.....
16(10000)	Inst3....
20(10100)	Inst4....

- Target address= $8 + 2 * 4 = 16$
- Next instruction to be executed: inst3





Jump Addressing

- Jump (j and jal) targets could be **anywhere** in text segment
 - Need larger address space
 - Encode full address in instruction




- **(Pseudo)Direct jump addressing**
 - Target address = $PC_{31...28} : (\text{address} \times 4)$

5. Pseudodirect addressing




Jump example

- Assume $PC=40000000_{16}$, what is the target address of the jump instruction?



Address in the instruction= 0x0000201

$$\text{Target Address} = PC[31:28] + 0021_{16} * 4 = 0x40000804$$




Target Addressing Example

- Loop code from earlier example (assume **PC[31:28]=0000**), what is the value of (1) and (2)
 - Assume Loop at location **80000**

```

Loop: slt    $t1, $s3, 2      80000
      add    $t1, $t1, $s6    80004
      lw     $t0, 0($t1)      80008
      bne    $t0, $s5, Exit   80012
      addi   $s3, $s3, 1      80016
      j      Loop             80020
Exit:  ...                    80024
  
```

0	0	19	9	4	0
0	9	22	9	0	32
35	9	8	0		
5	8	21	(1)=???		
8	19	19	1		
2	(2)=???				



Branching Far Away

- If branch target is too far to encode with **16-bit** offset, assembler insert an **unconditional** jump to the branch target, and inverts the **condition** so that the **branch** decides whether to skip the jump.

- Example

beq \$s0, \$s1, L1



L1 can only
be 16bit
address

bne \$s0, \$s1, L2


j L1



L2 can only
be 26bit

L2: ...


j can jump farer than beq



Summary: Instruction format

- R-format: add, and, or ...
- I-format: beq, bneq, addi, ...
- J-format: j, jal


Name	Fields						Comments
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	op	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	op	rs	rt	address/immediate			Transfer, branch, imm. format
J-format	op	target address					Jump instruction format




Summary: Addressing Mode

- **Immediate addressing:** operand is a **constant** within the instruction (e.g. addi)

addi \$s1, \$s0, 1 # s1 = s0+1



- **Register addressing:** operand is a **register** (e.g. add, nor)




add \$s1, \$s0, \$s2

Registers



Register

- **Base or displacement addressing:** operand is at the memory location (e.g. lw, sw)

lw \$t0, 32(\$s3)




Memory







Summary: Addressing Mode (2)

- PC-relative addressing: branch address is the sum of PC and constant (e.g. beq)



- (Pseudo)direct addressing: jump address is 26 bit of instruction + PC (e.g. j)



Decoding MIPS instruction


op(31:26)								
28–26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
31–29								
0(000)	R-format	Bltz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz
1(001)	add immediate	addiu	set less than imm.	set less than imm. unsigned	andi	ori	xori	load upper immediate
2(010)	TLB	FlPt						
3(011)								
4(100)	load byte	load half	lwl	load word	load byte unsigned	load half unsigned	lwr	
5(101)	store byte	store half	swl	store word			swr	
6(110)	load linked word	lwc1						
7(111)	store cond. word	swc1						

op(31:26)=010000 (TLB), rs(25:21)								
23–21	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
25–24								
0(00)	mfc0		cfc0		mtc0		ctc0	
1(01)								
2(10)								
3(11)								


op(31:26)=000000 (R-format), funct(5:0)								
2–0	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
5–3								
0(000)	shift left logical		shift right logical	sra	sllv		srlv	srav
1(001)	jump register	jalr			syscall	break		
2(010)	mfhi	mthi	mflo	mtlo				
3(011)	mult	multu	div	divu				
4(100)	add	addu	subtract	subu	and	or	xor	not or (nor)
5(101)			set l.t.	set l.t. unsigned				
6(110)								

Decoding Machine Code

- What's the assembly code represent?
00af8020 (hex)



add \$s0 \$a1 \$t7



Assembler Pseudoinstructions




- Most **assembler** instructions represent **machine** instructions one-to-one
- **However: some useful instructions may be missing**
 - Can be achieved using by other instructions
- **Pseudoinstructions**: figments of the assembler's imagination

`move $t0, $t1` \rightarrow `add $t0, $zero, $t1`

`blt $t0, $t1, L` \rightarrow `slt $at, $t0, $t1`
 `bne $at, $zero, L`

- \$at (register 1): assembler temporary



More pseudoinstructions in MIPS


- blt (branch less than), bgt (branch greater than), ble (branch less than and equal to), bge (branch greater than and equal to)
- neg: changes the mathematical **sign** of the number
- not: bitwise logical negation
- li: loads an immediate value into a register

li \$t0, 0x3BF20




lui \$t0, 0x0003
ori \$t0, \$t0, 0xBF20

- sge (set greater than and equal to), sgt (set greater than). See references for more details




Fallacies

- **Powerful instruction** \Rightarrow **higher** performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use **assembly** code for **high** performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code \Rightarrow more errors and less productivity




Fallacies

- Backward compatibility \Rightarrow instruction set doesn't change
 - But they do accrete more instructions



x86 instruction set



Pitfalls

- Sequential words are not at sequential addresses=>increment **by 4, not by 1!**

\$s3	Base address of A
\$s2	h
\$s1	g
\$s0	

$g = h + A[8];$

– *g* in *\$s1*, *h* in *\$s2*, base address of *A* in *\$s3*

- Compiled MIPS code:

– Index **8** requires offset of **32**

- 4 bytes per word

`lw $t0, 32($s3) #load word`


`add $s1, $s2, $t0`

offset

base register


X+32	A[8]
X+12	A[3]
X+8	A[2]
X+4	A[1]
X	A[0]

.....



Concluding Remarks

- Design principles
 1. Simplicity favors regularity
 2. Smaller is faster
 3. Make the common case fast
 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - c.f. x86





成功大學

National Cheng Kung University

Backup slides

