Chapter 4 The Processor

Da-Wei Chang, OSES Lab. CSIE Dept., NCKU

Introduction

CPU performance factors

CPU Time=Instruction Count ×CPI ×Clock Cycle Time

- Instruction count
 - Determined by ISA and compiler
- CPI and Cycle time
 - Determined by CPU hardware
- We will examine two MIPS implementations
 - A simplified version (single-cycle implementation)
 - A more realistic pipelined version
- Implement simple subset
 - Memory reference: | w, sw
 - Arithmetic/logical: add, sub, and, or, sl t
 - Control transfer: beq, j

^{*}illustrates key principles in creating a datapath and designing the control

Review: MIPS Instruction Set Architecture (ISA)

- Instruction Categories
 - Arithmetic
 - Load/Store
 - Jump and Branch
 - Floating Point
 - coprocessor
 - Memory Management
 - Special

3 Instruction Formats: all 32 bits wide

ОР	rs	rt	rd	sa	funct	R format
ОР	rs	rt	imm	ediate		I format
ОР	jump target					J format

Registers
R0 - R31
PC
HI
LO


Pagistars

Review: MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	yes
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return addr (hardware)	yes

Instruction Execution

- PC (Program counter) is used to fetch instruction in the instruction memory)
- After instruction is obtained, register numbers in instructions is used to read registers in register files.
- PC ← PC +4 for sequentially execution



Operating Systems and Embedded Systems Lab., NCKU

- Depending on instruction class, different actions are performed
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store
 I w \$s1, 20(\$s2)
 - PC ← target address


add \$t0, \$s1, \$s2

Iw \$s1, 20(\$s2)


bne \$t0, \$s5, Exit

Iw \$s1, 20(\$s2)


j Loop



Multiplexers




CPU Overview



Details of each Mux and Control will be introduced later

Logic Design Basics

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses



32-bit bus


- Combinational element (See next slide)
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Output is a function of input and current states
 - Store information

Review: Combinational Elements

AND-gate


$$- Y = A \& B$$

- Multiplexer
 - Y = S ? I1 : I0




Adder

$$Y = A + E$$




Arithmetic/Logic Unit

•
$$Y = F(A, B)$$




Review: State/Sequential Elements

- Register: stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes (0-> 1 or 1-> 0)
 - The following figure is positive edge-triggered: update when Clk changes from 0 to 1




Review: State Elements (with write enable)

- Register with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later




Clocking Methodology

- Combinational logic transforms data from state elements to state elements during clock cycles
 - Between clock edges
 - Longest delay determines clock period




Building a Datapath

- Datapath: elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...




Instruction Fetch




R-Format Instructions

- Read two register operands
- Perform
 arithmetic/logical
 operation
- Write results into destination registers

add \$t0, \$s1, \$s2





Review: Load/Store Instructions (I-format)

MIPS has two basic data transfer instructions for accessing memory

```
lw $t0, 4($s3) #load word from memory
sw $t0, 8($s3) #store word to memory
```


- The data is loaded into (lw) or stored from (sw) a register in the register file – a 5-bit address
- The memory address a 32-bit address is formed by adding the contents of the base address register to the offset value
 - A 16-bit field meaning access is limited to memory locations within a region of $\pm 2^{13}$ or 8,192 words ($\pm 2^{15}$ or 32,768 bytes) of the address in the base register
 - Note that the offset can be positive or negative


ор	rs	rt	16 bit offset
lw	\$s3	\$t0	4

Ex.

Review - Load Instruction (I format)

Load/Store Instruction Format (I format):







Load/Store Instructions (need 4 components)


Read register operands =>register files

- Calculate address using 16-bit offset
 - Use ALU, but sign-extend offset
- Load/store: read memory and update register, and write register value to memory
 - Need data memory

lw \$t0, 4(\$s3) #load word from memory sw \$t0, 8(\$s3) #store word to memory








Datapath: Load/Store Instruction

Load/store




Animating the Datapath- load

Load

e.g. lw \$t0, 4(\$s3)


- RN1: register number 1
- RN2: register number 2
- WN: register number that will be written
- WD: write data



Animating the Datapath- store

store

sw \$t0, 8(\$s3)



Specifying Branch Destinations

MIPS conditional branch instructions:

ор	rs	rt	offset
6 bits	5 bits	5 bits	16 bits

- PC-relative addressing
 - Target address = PC + offset \times 4
 - PC already incremented by 4 by this time


from the low order 16 bits of the branch instruction

2000 beq \$s0 \$t1 2 2004 2008 ... 200C

Target Address (address of next instruction) =?

23

200C




Branch Instructions

- Read register operands
- Compare operands

Use ALU, subtract/xor and check Zero output

- Calculate target address
 - Sign-extend offset
 - Shift left 2 bits (word displacement)
 - Add to PC + 4 (already calculated by instruction fetch)




See animation in the next slide

Animating the Datapath (beq)


beq

e.g. beq \$s0 \$t1 2



Sign-extension and shift left by 2 hardware

Simple hardware is used for sign extension and shift




26

Composing the Elements


- Make Data path do an instruction in one clock cycle
 - Each datapath element can only do one function at a time
 - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions

R-Type/Load/Store Datapath A Single Cycle Datapath




Correct Control signal (RegWrite, ALUSrc, ALU operation, MemWrite, MemtoReg, MemRead) are needed to make sure correct operation is done

Full Datapath (Single Cycle Datapath)




Basic Arithmetic Logic Unit

Basic ALU



One-bit ALU that performs AND and OR


Operation(Op.)	Funct.
0	a AND b
1	a OR b



Operation(Op.)	Funct.
0	a AND b
1	a OR b
2	a + b


32-bit ALU

- Cascading 1-bit ALU to 32-bit ALU
- carry-out is the carry-in of the next bit



Enhanced Arithmetic Logic Unit

- ALU that performs (a AND b), (a OR b) and (a + b) and (a- b=a + \bar{b} +1)
- =>Binvert=1 and carryIn=1




CarryOut

$$a-b = a+\bar{b} +1$$

Binvert	CarryIn	Ор.	Function
0	X	0	a and b
0	X	1	a or b
0	0	2	a + b
1	1	2	a-b

Enhanced Arithmetic Logic Unit

Enhanced with NOR and NAND



$$\bar{a} V \bar{b} = \bar{a} \bar{b}$$


$$\bar{a}\bar{b} = \overline{aVb}$$

Ainvert	Binvert	CarryIn	Ор.	Func.
0	0	X	0	a and b
0	0	X	1	a or b
0	0	0	2	a + b
0	1	1	2	a-b
1	1	X	0	$\overline{a+b}$
1	1	X	1	\overline{ab}

ALUs with Set Less Than

Review: Set less than slt \$t0 \$t1 \$t2 => When \$t1 < \$t2 , \$t0 =1, otherwise \$t0=0

- We use a-b to implement slt
 - When a-b < 0, signed bit =1
 - When a-b >= 0, signed bit = 0
- Less signal=>
 - Connect LSB to the signed bit of MSB (See next slide)
 - Other signals are assigned to 0




32-bit ALU with Set Less than

- Less signal=>
 - Connect LSB to the signed bit of MSB
 - Other signals are assigned to0


When a31...a0 < b31....b0, result is 0.....1, otherwise 0.....0

Note that MSB is different than other bits=> it has one additional signal (Overflow) which will be discussed later



Integer Addition and Subtraction

• Addition Example: 7 + 6



Subtraction Example: 7-6 = 7+(-6)

00000111 +7: 0000 0000 ... 0000 0111 - 00000110 +-6: 1111 1111 ... 1111 1010 +1: 0000 0000 ... 0000 0001

Situations when overflow occurs


Situation that overflow occurs for signed integers


Operation	A	В	Result when Overflow
A+B	A>=0	B>=0	<0
A+B	<0	<0	>=0
A-B	A>=0	B<0	<0
A-B	A<0	B>=0	>=0

0111
$$+0001$$
1000
 $7+1 \neq -8$

1111
 $+1000$
0111
 $-1+(-8) \neq 7$


Detecting Overflow





- Sign bits of a, b
 - to know if a or b is >= 0 or <0)
- MSB of (a+b)
- Carryout bit of (a+b)

for slt (used to set the LSB bit when a
b is true



Dealing with Overflow

- Some languages (e.g., C) ignore overflow
- Other languages (e.g., Ada, Fortran) require raising an exception
- MIPS
 - addu, addui, subu instructions ignore overflow
 - add, addi, sub instructions may cause exceptions on overflow
 - So, C compiler on MIPS generates addu, addui, subu instructions
- MIPS exception handling on overflow
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action


Final 32-bit ALU

 Binvert is compatible to CarryIn according to the following table => Connect Binvert to CarryIn => is renamed to Bnegate

Add Zero detection circuit => If all bit is 0=> Zero=1

Ainvert	Binvert	CarryIn	Op.	Func.
0	0	X	0	a and b
0	0	Χ	1	a or b
0	0	0	2	a + b
0	1	1	2	a - b
0	1	1	3	slt


Bnegate	Op[1:0]	Func.
0	00	a and b
0	01	a or b
0	10	a + b
1	10	a - b
1	11	slt



Outline


- Designing a processor
- A single-cycle implementation (the datapath)
- Control for the single-cycle CPU
 - Control of CPU operations
 - ALU control
 - Main control

Next: Building Datapath With Control



Main Control and ALU Control

- Main Control: Based on opcode: generate RegDst, Branch,
 MemRead MemtoReg, ALUOp MemWrite, ALUSrc, RegWrite
- ALU Control: Based on 2-bit ALUop and the 6-bit funct field of instruction, the ALU control unit generates the 4-bit ALU control field



Deciding ALU Control


- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

opcode	ALUOp	Operation	peration funct ALU function		ALU control
lw	00	load word	XXXXXX	add	?
SW	00	store word	XXXXXX	add	?
beq	01	branch equal XXXX		subtract	?
R-type	10	add	100000	add	?
		subtract	100010	subtract	?
		AND	100100	AND	?
		OR	100101	OR	?
		set-on-less-than	101010	set-on-less-than	?

ALU Control

 ALU Control has 4 four bits: Ainvert, Binvert, and Operation (2 bits)

Function	ALU control
AND	0000
OR	0001
add	0010
subtract	0110
set-on-less- than	0111
NOR	1100



ALU Control

ALU used for

– Load/Store: function = add

– Branch: function = subtract


R-type: function depends on funct field

Assume 2-bit ALUOp derived from opcode

Combinational logic derives ALU control


opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	XXXXXX add	
SW	00	store word	XXXXXX	XXXXXX add	
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
_		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

Deciding Main Control Signals




Review: The Main Control Unit


Control signals derived from instruction




Control Signals for R-Type Instruction




Control Signals: 1w Instruction




Control Signals: sw Instruction



Control Signals: beq Instruction



Branch-on-Equal Instruction



Review: Target address of Jump


 Assume PC=40000000₁₆, what is the target address of the jump instruction?

000010	00 0000000 00000010 00000001
6 bits	26 bits


Address in the instruction = 0x0000201

Target Address= $PC[31:28]+0021_{16}*4= 0x40000804$


Review: Implementing Jumps




- Jump uses word address
- Update PC with concatenation of
 - Top 4 bits of old PC+4
 - 26-bit jump address
 - -00
- Need an extra control signal decoded from opcode



Datapath Executing j



Datapath With Jumps Added



Truth Table for Main Control Signals

- Current design of control is for
 - Iw, sw, beq, and, or, add, sub, slt, nor


See appendix A for details

- I-format: lw, sw, beq
- R-format: and, or, add, sub, slt, nor
- Given 4 OP codes (each 6 bits) as "inputs", the "outputs" are as follows
 => a main control logic (the next slide)

inputs	+ Outputs								
			Memto-	Reg	Mem	Mem			
Instruction	RegDst	ALUSrc	Reg	Write	Read	Write	Branch	ALUOp1	ALUOp0
R-format									
000000	1	0	0	1	0	0	0	1	0
lw									
100011	0	1	1	1	1	0	0	0	0
SW									
101011	X	1	X	0	0	1	0	0	0
beq									
000100	X	0	X	0	0	0	1	0	1

outnute

Implementation of Main Control Block (Use PLA)



Truth table for main control signals

li	nstruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	ļ	00	load word	XXXXXX	add	0010
SW	V	00	store word	XXXXXX	add	0010
Bra	anch equal	01	branch equal	XXXXXX	subtract	0110
R-t	ype	10	add	100000	add	0010
R-t	ype	10	subtract	100010	subtract	0110
R-t	ype	10	AND	100100	AND	0000
R-t	ype	10	OR	100101	OR	0001
R-t	зуре	10	set on less than	101010	set on less than	0111

Truth Table for ALU control signals

inputs

outputs

		_	~ \.
Merge	LVV	&	SW

	ALUOp			Funct field					Operation
	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
	0	0	Χ	Χ	Χ	Χ	Χ	Χ	0010
	0	1	Χ	Χ	Χ	Χ	Χ	Χ	0110
	1	X	X	X	0	0	0	0	0010
L	1	X	X	X	0	0	1	0	0110
	1	Χ	X	X	0	1	0	0	0000
L	1	X	X	X	0	1	0	1	0001
L	1	X	X	X	1	0	1	0	0111

slt


or

add subtract

add subtract and

Implementation of ALU Control





X

X

X

X


X

64

1

X

Worst Case Timing (lw)



Drawback of Single-Cycle Design

- Long cycle time:
 - Cycle time must be long enough for the load instruction:

```
PC's Clock -to-Q +
Instruction Memory Access Time +
Register File Read Time +
ALU Delay (address calculation) +
Data Memory Access Time +
Register File Write Time
```

 Cycle time for load (lw) is much longer than needed for all other instructions

Summary

- Single cycle processor
 - CPI=1
 - Clock cycle time long
- 5 steps to design a processor:
 - 1. Analyze ISA => datapath requirements
 - 2. Select set of datapath components
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points
 - 5. Assemble the control logic

Summary

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- We will improve performance by pipelining