

Verilog Basics - Dataflow Modeling



Outline




- Dataflow Modeling
- Continuous Assignements
 - Arithmetic Operators
 - Logical Operators
 - Relational Operators
 - Equality Operators
 - Bitwise Operators
 - Reduction Operators
 - Shift Operators
 - Concatenation Operator
 - Conditional Operator
- Operator Precedence



Continuous Assignment



Dataflow modeling allows a circuit to be designed in terms of the data flow between registers and design process data



- Where to write them:
 - inside a module or outside procedures
- Properties:
 - they all execute in parallel
 - are order independent
 - are continuously active



Operator



Operator Type	Operator Symbol	Operation Performed	Number of Operands
Arithmetic	*	multiply	two
	/	divide	two
	+	add	two
	=	subtract	two
	8	modulus	two
	**	power (exponent)	two
Logical	1	logical negation	one
	&&	logical and	two
		logical or	two
Relational	>	greater than	two
	<	less than	two
	>=	greater than or equal	two
	<=	less than or equal	two
Equality	==	equality	two
	! =	inequality	two
		case equality	two
	! ==	case inequality	two
Bitwise	(m	bitwise negation	one
	&	bitwise and	two
	I)	bitwise or	two
	^	bitwise xor	two
	^~ or ~^	bitwise xnor	two
Reduction	&	reduction and	one
	~ &	reduction nand	one
	I I	reduction or	one
	~	reduction nor	one
	^	reduction xor	one
	^~ or ~^	reduction xnor	one
Shift	>>	Right shift	Two
	<<	Left shift	Two
	>>>	Arithmetic right shift	Two
	<<<	Arithmetic left shift	Two
Concatenation	{ }	Concatenation	Any number
Replication	{ { } }	Replication	Any number
Conditional	?:	Conditional	Three



Arithmetic Operators



```
+, -, *, /, %, **- 16 % 4 => 0
```

If any operand is x (unknown) the result is x

$$-4'b101x + 4'b1011 => 4'bx$$

- Negative number:
 - wires can be assigned negative but are treated as unsigned

```
wire [15:0] wA;
wire [15:0] wB;
...
assign wA = -16'd12; // stored as 2^{16}-12 = 65524
assign wB = wA/3; // evaluates to 21861
```

Not what we expected



Logical Operators



- && → logical AND
- $|| \rightarrow logical OR$
- $! \rightarrow logical NOT$
- Operands evaluated to ONE bit value: 0, 1 or x
- Result is ONE bit value: 0, 1 or x

```
A = 6;

B = 0;

C = x;

A && B \rightarrow 1 && 0 \rightarrow 0

A || !B \rightarrow 1 || 1 \rightarrow 1

C || B \rightarrow x || 0 \rightarrow x
```

but C&&B=0



Relational Operators



- \rightarrow greater than
- < \rightarrow less than
- >= \rightarrow greater or equal than
- \leftarrow less or equal than
- Result is one bit value: 0, 1 or x

$$1 > 0 \qquad \rightarrow 1$$

$$3'b1x1 \le 0 \qquad \rightarrow x$$

$$10 < z \qquad \rightarrow x$$

Equality Operators



$$\rightarrow$$
 logical equality

$$===$$
 \rightarrow case equality

Including x and z


$$! == \rightarrow$$
 case inequality

Including x and z

Return
$$0$$
, 1 or x

4'b
$$1z0x == 4'b 1z0x \rightarrow x$$

4'b $1z0x != 4'b 1z0x \rightarrow x$
4'b $1z0x === 4'b 1z0x \rightarrow 1$
4'b $1z0x !== 4'b 1z0x \rightarrow 0$



Bitwise Operators (1)



```
\& \longrightarrow bitwise AND
```

 \rightarrow bitwise OR

 \sim \longrightarrow bitwise NOT

 $^{\wedge}$ \rightarrow bitwise XOR

 \sim ^ or ^ \sim \rightarrow bitwise XNOR

Operation on bit by bit basis




Bitwise Operators (2)



c = a & b;

Reduction Operators





Input is one multi-bit operand → Output is one single-bit result

```
a = 4'b1001;
...
c = |a; // c = 1|0|0|1 = 1
```



Shift Operators



- >> → shift right
- << \rightarrow shift left

Result is same size as first operand, always zero filled

```
a = 4'b1010;
...
d = a >> 2; // d = 0010
c = a << 1; // c = 0100</pre>
```



Concatenation Operator



- {op1, op2, ...} \rightarrow concatenates op1, op2, to single number
- Operands must be sized !!

Replication ...

```
catr = \{4\{a\}, b, 2\{c\}\}; // catr = 1111_010_101101
```



Conditional Operator



- cond expr ? true expr : false expr
- Like a 2-to-1 mux ..



14





+-!~unary	highest precedence
*/%	
+-(binary)	
<< >>	
< <= => >	
== != === !==	
& ~&	
^ ^~ ~^	
~	
& &]
11	
?: conditional	lowest precedence

Use parentheses to enforce your priority







```
// 4-to-1 multiplexer.
// Port list is taken exactly from
// the I/O diagram.
module mux4 to 1 (out, i0, i1, i2, i3, s1, s0);
// Port declarations from the I/O diagram
output out;
input i0, i1, i2, i3;
input s1, s0;
assign out = (\sim s1 \& \sim s0 \& i0)
                (~s1 & s0 & i1) |
                (s1 & ~s0 & i2) |
                (s1 & s0 & i3);
endmodule
```

16

