Chapter 2


Instructions: Language of the Computer



Instruction Set



- Instruction Set: set of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Interface between hardware and software of a computer







The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E



				•
Category	Instruction	Example	Meaning	Comments
	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
Arithmetic	subtract	sub \$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,20	\$s1 = \$s2 + 20	Used to add constants
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[$$s2 + 20$] = $$s1$	Word from register to memory
	load half	1h \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	store half	sh \$s1,20(\$s2)	Memory[$$s2 + 20$] = $$s1$	Halfword register to memory
Data transfer	load byte	1b \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
Jansier	load byte unsigned	1bu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[$$s2 + 20$] = $$s1$	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 ¹⁶	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1 = \$s2 \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,20	\$s1 = \$s2 20	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
branch	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
luna anadista a si	jump	j 2500	go to 10000	Jump to target address
Unconditional	jump register	jr \$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

Arithmetic Operations



- Add and subtract, three operands
 - Two sources and one destination

```
add a, b, c ; a gets b + c sub a, b, c ; a gets b - c
```

- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost






Arithmetic Example

• C code:

$$f = (g + h) - (i + j);$$


Compiled MIPS code:

```
add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1
```



Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32×32 -bit register file
 - Use for frequently accessed data
 - Registers numbered 0 to 31
 - 32-bit data called a "word"
- Design Principle 2: Smaller is faster
 - Smaller register file make operation fast
 - Much faster than main memory (which has millions of locations)



31



Naming Conventions for Register

- \$t0, \$t1....\$t9 for temporary values
- \$s0, \$s1,....\$s7 for saved variable
- Register 1, called \$at, is reserved for the assembler (see Section 2.12),

Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries	no
\$s0 - \$s7	16–23	Saved	yes
\$t8-\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes



Register Operand Example

Find the compiled MIPS code for the following C code:

```
f = (g + h) - (i + j);

f = (g + h) - (i + j);

f = (g + h) - (i + j);

f = (g + h) - (i + j);

f = (g + h) + (i + j);

f = (g + h) + (i + j);

f = (g + h) + (i + j);

f = (g + h) + (i + j);

f = (g + h) + (i + j);

f = (g + h) + (i + j);


f = (g + h) + (i + j);
```




Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
- To apply arithmetic operations,
- Load values from memory into registers

Store result from register to memory





Aligned word

Address

3	LSB
2	
1	
)	MSB



Big and Little Endian



- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - c.f. Little Endian: least-significant byte at least address
- How the data is 0x12FE34DC stored in
 - 1. big endian
 - 2. little endian

Address		Addres	S
3	DC	3	12
2	34	2	FE
1	FE	1	34
0	12	0	DC

big endian

Little endian

Memory Operand Example 1



• C code:

$$g = h + A[8];$$

- g in \$\$1, h in \$\$2, base address of A in \$\$3

\$s3	Base address of A
\$s2	h
\$s1	g
\$s0	

- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word

X + 32

A[8]



Memory Operand Example 2

Convert the following C code to MIPS instruction

$$A[12] = h + A[8];$$

X+48 A[8]

h in \$\$2, base address of A in \$\$3

Compiled MIPS code:


- X + 32
- A[8]

Index 8 requires offset of 32

X+12 A[3]X+8 A[2] X+4 A[1] X A[0]

Iw \$t0, 32(\$s3) #Ioad word add \$t0, \$s2, \$t0 #\$t0 is a temporary reg.

sw \$t0, 48(\$s3)



成功方學

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - Data are loaded into registers before processed
 - More instructions to be executed
 - But no need to process register and memory data at the same time => simplified
- Compiler must use registers for variables as much as possible
 - Only put less frequently used variables to memory
 - Register optimization is important!







Immediate Operands

Constant data specified in an instruction

addi
$$$s3$$
, $$s3$, $1 => $s3 = $s3 + 1$

- No subtract immediate instruction
 - Just use a negative constant

- Design Principle 3: Make the common case fast
 - Add 1 and subtract 1 are common
 - Small constants are common
 - Immediate operand avoids a load instruction



addi \$s3, \$s3, 1

成功方學

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be changed
- Useful for common operations
 - E.g. move between registers

```
add $t2, $s1, $zero # $t2=$s1
```



Unsigned Binary Integers



Given an n-bit number


$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to $+2^{n} 1$
- Example
 - 0000 0000 0000 0000 0000 0000 0000 1011₂

=
$$0 + ... + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

= $0 + ... + 8 + 0 + 2 + 1 = 11_{10}$

- Using 32 bits
 - 0 to +4,294,967,295




2s-Complement Signed Integers



Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$


- Range: -2^{n-1} to $+2^{n-1}-1$
- Example
- Using 32 bits
 - -2,147,483,648 to +2,147,483,647



2s-Complement Signed Integers



- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
 - 5 is 101₂ in both unsigned and 2s-complement signed
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - **− −**1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111







- Convert n to -n => Complement and add 1
 - Complement means $1 \rightarrow 0$, $0 \rightarrow 1$


because
$$x + \overline{x} = 1111...111_2 = -1$$

$$\bar{x} + 1 = -x$$

- Example: negate +2
 - $+2 = 0000 0000 \dots 0010_{2}$

$$-2 = 1111 \ 1111 \dots \ 1101_2 + 1$$

= 1111 \ 1111 \ \dots \ 1110_2






Sign Extension

- Representing a number using more bits, but still preserve the numeric value
- Signed values: Replicate the sign bit to the left

```
Examples: 8-bit to 16-bit
+2: 0000 0010 => 0000 0000 0000 0010
-2: 1111 1110 => 1111 1111 1110
```

Unsigned values: extend with 0s


```
Examples: 8-bit to 16-bit
+2: 0000 0010 => 0000 0000 0000 0010
```






Why do we need sign extension?

 Because an instruction is 32-bit, the constant or address in the instruction is less than 32-bit. In order keep the same value when putting the data into register, the constant or address must be signed extended.








Why do we need sign extension?

 Because an instruction is 32-bit, the constant or address in the instruction is less than 32-bit. In order keep the same value when putting the data into register, the constant or address must remain the same..




- Used in MIPS instruction set
 - addi: extend immediate value
 - Ib, Ih: extend loaded byte/halfword (discussed later)
 - beq, bne: extend the displacement (discussed later)



Representing Instructions



- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Not many different instruction types
 - Regularity
 - Easier to implement
- Register that are frequently used
 - \$t0 \$t7 are reg's 8 15
 - \$t8 \$t9 are reg's 24 25
 - \$s0 \$s7 are reg's 16 23





MIPS R-format Instructions

	ор	rs	rt	rd	shamt	funct
_	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Instruction fields

- op: operation code (opcode) => indicate the operation
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now) => (in Section 2.6)
- funct: function code (extends opcode)=>select the specific
 variant of the operation in the op field





R-format Example (add, and, ..etc.)

	ор	rs	rt	rd	shamt	funct
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
а	dd \$t0	No shift	Note: \$s1=r17 \$s2=r18 \$t0=r8			
	ор	\$s1	\$s2	\$t0	0	add
	0	17 ₁₀	18 ₁₀	8	0	32
	000000	10001	10010	01000	00000	100000

 $00000010001100100100000000100000_2 = 02324020_{16}$






Recap: Hexadecimal

- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111


- Example: eca8 6420
 - **1110 1100 1010 1000 0110 0100 0010 0000**



MIPS I-format Instructions (lw, sw, addi,...,etc)



- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2^{15} to $+2^{15}$ 1 because 4th field is 16-bit
 - Address: offset added to base address in rs



Example



Translate the following statement into binary code

Opcode: lw:35₁₀, sw:43₁₀

\$t0:r8, \$t1:r9

Iw \$t0, 16(\$t1)

ор	rs	rt	Address offset
35	9	8	16

sw \$t0, 16(\$t1)

ор	rs	rt	rd	shamt	funct
43	9	8	16		



成功方學

Example

 Translate the following statement into (1)MIPS instruction (2) binary code, assuming \$t1 is the base address of A and \$s2 contains h

$$A[3] = h + A[3]$$







Instructions so far

MIPS mach ine language

Nam e	Format			Exam	nple			Commen ts		
add	R	0	18	19	17	0	32	add \$s1,\$s2 ,\$s3		
sub	R	0	18	19	17	0	34	sub \$s1,\$s2 ,\$s3		
addi	1	8	18	17		100		addi \$s1,\$s2 ,1 00		
lw	I	35	18	17		100		lw \$s1,1 00(\$s2)		
sw	I	43	18	17		100		sw \$s1,1 00(\$s2)		
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long		
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format		
I-format	1	ор	rs	rt	address		to the second to the second	Data transfer format		


FIGURE 2.6 MIPS architecture revealed through Section 2.5. The two MIPS instruction formats so far are R and I. The first16 bits are the same: both contain an *op* field, giving the base operation; an *rs* field, giving one of the sources; and the *rt* field, which specifies the other source operand, except for load word, where it specifies the destination register. R-format divides the last 16 bits into an rd field, specifying the destination register; the *shamt* field, which Section 2.6 explains; and the *funct* field, which specifies the specific operation of R-format instructions. I-format combines the last 16 bits into a single *address* field. Copyright © 2009 Elsevier, Inc. All rights reserved.







The BIG Picture



Instructions represented in binary, just like data

- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs




Processor

Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	sH
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

 Useful for extracting and inserting groups of bits in a word




Shift Operations



- Shift left logical
 - Shift left and fill with 0 bits
 - SII by *i* bits multiplies by 2^{*i*} (00000011 << 2 => 00001100)
- Instruction format for sll: op:0, funct: 0
- shamt: how many positions to shift

SII \$t2, \$s0, 2 # reg \$t2= reg \$s0 << 2bits






成功方學


Shift Operations

- Shift right logical (srl)
 - Shift right and fill with 0 bits
 - Srl by i bits divides by 2ⁱ (unsigned only)
- Instruction format for srl: op:0, funct: 2
- shamt: how many positions to shift



Srl \$t2, \$s0, 2 # reg \$t2= reg \$s0 >> 2bits






成功方學

AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0

Instruction format for and: op:0, funct: 100100₂






成功方學

OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

Instruction format for and: op:0, funct: 100101₂





NOT Operations



- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction

$$-$$
 a NOR b == NOT (a OR b)

nor \$t0, \$t1, \$zero ← ____

Register 0: always read as zero

\$t1 | 0000 0000 0000 0001 1100 0000 0000


\$t0 | 1111 1111 1111 1111 1100 0011 1111 1111



Conditional Operations




- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 if (rs != rt) branch to instruction labeled L1;
- j L1
 - unconditional jump to instruction labeled L1




Compiling If Statements



• C code:





Compiled MIPS code:

```
bne $s3, $s4, Else //if (i!=j) goto ELSE
add $s0, $s1, $s2 // f= g+h
j Exit
Else: sub $s0, $s1, $s2 // f= g-h
Exit: ...
```

Assembler calculates addresses



Compiling Loop Statements



 Convert the following C code to MIPS instruction, assume i is in \$s3, k in \$s5, base address of save is in \$s6

```
$s5 k
```

while (save[i] == k) i += 1;

Save[2]

Save[i]

Save[1]

\$s6 --- Save[0]

Compiled MIPS code:

```
Loop: sll $t1, $s3, 2 # $t1=i*4
add $t1, $t1, $s6  #address of save[i]
lw $t0, 0($t1)  # load save[i]
bne $t0, $s5, Exit # branch if save[i]! = k
addi $s3, $s3, 1
j Loop
Exit: ...
```





Basic Blocks



A basic block is a sequence of instructions with

- No embedded branches (except at end)
- No branch targets (except at beginning)





- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks=>e.g. keep frequently data in registers



More Conditional Operations

- Set result to 1 if a condition is true
 - Otherwise, set to 0
- slt rd, rs, rt
 - if (rs < rt) rd = 1; else rd = 0;
- slti rt, rs, constant //immediate mode
 - if (rs < constant) rt = 1; else rt = 0;</p>
- Use in combination with beq, bne to create relative conditions (equal, not equal, less than...)
- For example


Why not use a single instruction for blt (branch less than), bge (branch greater than), etc?





Why not blt and bgt

- because Hardware for <, ≥, ... slower than =, ≠
 - Greater or less than use 2s-complement subtraction, but = or ≠ use xor
 - Combining < or ≥ with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beq and bne are the common case, no need to create instructions for blt and bgt
- => a good design compromise




成功方學

Signed vs. Unsigned

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example

 - \$s1 = 0000 0000 0000 0000 0000 0000 0001

```
slt $t0, $s0, $s1 # signed
$t0 = 0 or 1 ??
sltu $t0, $s0, $s1 # unsigned
$t0 = 0 or 1???
```



Procedure Calling



- Steps required to execute a procedure
 - 1. Place parameters in registers, where the procedure can access (in register \$a0 to \$a3)
 - 2. Transfer control to procedure (using jal instruction)
 - 3. Acquire storage for procedure (save the registers that you are going to use)
 - 4. Perform procedure's operations
 - 5. Place results in registers for caller (register v0 and v1)
 - Return to place of call (restore saved register, and run jr \$ra)





Procedure Calling Steps

Required Steps

Procedure A 1. Set arguments (\$a0 ~ \$a3) 2. jal B add \$t0, \$t2, \$t3


Procedure B

- 3. Save saved registers (\$s0 ~ \$s7)
- 4. Execute specified jobs

.....

- 5. Set return values (\$v0 and \$v1)
- 6. Restore saved registers (\$s0 ~\$s7)

 jr \$ra



Naming Conventions for procedure calling



- \$a0-\$a3: four arguments to pass parameters
- \$v0-\$v1: registers to return values
- \$ra: return address
- \$t0, \$t1....\$t9 for temporary values
 - Can be overwritten by callee without saving
- \$s0, \$s1,....\$s7 for saved variable
 - Must be saved/restored by callee


Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries	no
\$s0 - \$s7	16–23	Saved	yes
\$t8-\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes





Program Counter

Program Counter is used to indicate the next instruction to be executed



```
1000 I w . . Before add (when 1004 add $t0 executing Iw) 1008 sI I ... $pc = 1004 100C sI I ...
```





Procedure Call Instructions

- Procedure call: jump and link
 - jal ProcedureLabel
 - Address of th following instruction are in \$ra
 - Jumps to target address

```
int main()
                                                             Before jal
                              1000 xxx ...
                                                             pc = 1004
                              1004 jal fact
 t1 = fact(8);
                                                             ra = XXX
                              1008 sll ...
  t2 = fact(3);
                              100C sII ...
  t3 = t1 + t2;
                                                             After jal
int fact(int n)
                                                             pc = ?
                              2010 fact: ...
                                                             $ra = ?
  int i, f = 1;
                              2014.....
  for (i = n; i > 1; i--)
                              2018 .....
  f = f * i;
  return f;
```



Leaf Procedure Example

• C code:

```
int leaf_example (int g, h, i, j)
{ int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)

Three register \$s0, \$t0, \$t1 are saved used in leaf_example=> need to be saved

g
h
i
j

\$s0 f




```
int leaf_example (int g, h, i, j)
{ int f;
                                                             High address
  f = |(g + h)| - |(i + j)|
                                        $a0
   return f;
                                                               $ sp --
                                                 h
                                        $a1
                                        $a2
              $t0
   $50
                                        $a3
    Three local variables
 leaf_example:
                                        $s0
                                                             Low address
   addi $sp, $sp, -12
                                                                    a.
                                        $v0
         $t1, 8($sp)
   SW
         $t0, 4($sp)
   SW
         $s0, 0($sp)
   SW
         $t0, $a0, $a1
   add
         $t1, $a2, $a3
   add
                                                            $sp -
         $s0, $t0, $t1
   sub
         $v0, $s0, $zero
   add
                                           Contents of register $t1
         $s0, 0($sp)
   l w
                                           Contents of register $t 0
         $t0, 4($sp)
   I w
                                      $sp - Contents of register $s 0
         $t1, 8($sp)
   I w
         $sp, $sp, 12
   addi
   jr
          $ra
                                                                  C.
                                           b.
```

```
int leaf_example (int g, h, i, j) Improved Version { int f; f = (g + h) - (i + j) f = g
```

Three local variables

inree local variables

return f;



\$a0	g
\$a1	h
\$a2	i
\$a3	j

Caller maintains \$t0~\$t9
Callee maintains \$s0~\$s7
Therefore, no need to
main the states of \$t0 and
\$t1

=> 2 sw and 2 lw instructions are reduced





Leaf and Non-Leaf Procedures

- Leaf procedure: one that doesn't call other procedures
- Non-leaf procedure: one that calls other
 procedures (a procedure can be both caller and callee)

```
Leaf procedure is a callee

int leaf(int arg1, arg2)
{
    int f;
    f = g-h;
    return f;
}
```

```
both caller and callee
int nonleaf()
{
  int x;

x =leaf(arg1,arg2);
  return x;
}
```





Issues in non-leaf procedure

Additional challenge for non-leave procedure

```
int main()
                            int nonleaf()
                                                   int leaf(..., ....)
                                                       f = ....
 nonleaf(...
                                                       return f;
                                                             Leaf:
main:
                                nonl eaf:
        nonl eaf:
  i al
                                   j al
                                        leaf;
                                                                 jr
                                                                        $ra
  jr
          $ra
                   Return
                                   jr
                                          $ra
                                                  Return address is saved in
                   address is
                                                  $ra. This will overwrite the original
                   saved in
                                                  return address
                   $ra
                                                            =>Wrong
```

Register State Reservation for Non-leaf procedure

- Maintain register states by saving them before the function executes, and restoring them after the function completes.
- Caller take care of \$a0-\$a3 and \$t0-\$t9 registers and callee take care of \$s0-\$s7, \$ra. Note that nonleaf is both caller and callee.

```
Save $ra, and $s0-$s7
if necessary (callee behavior)

{
    $a0-$a3 and $t0-$t9 if
    necessary (caller behavior)

int x;
    Put parameters in $a0-$a3
x = leaf(...,...); Jal callee

return x;
    restore $t0-$t9
    restore $a0-$a3
    restore $s0-$a7
```

```
Save $s0-$s7 (callee behavior)
int leaf(int arg1, arg2)
{
  int f;
  f = g-h;
  return f;
}
  Restore $s0-$s7
  jr
```

```
Register State Reservation
      int fact (int n)
                            $a0
                                    n

    Caller

    $a0 ~$a3


       if (n < 1) return 1;
                                                   • $t0~$t9
      else return n * fact(n - 1);

    Callee

                                                   • Śra
                                                   $s0~$s7
         fact:
                    $sp,
                         $sp, -8
                                       # adjust stack for 2 items
              addi
                    $ra\
                         4($sp)
                                        # save return address
              SW
Reserve
                         0($sp)
                    $a0,
                                       # save argument
              SW
$ra and
                                        # test for n < 1
              slti
                    $t0,
                         $a0, 1
$a0
                    <u>$t0,\$zero,</u> L1
              bea
                         $zero, | 1
                    $v0,
              addi
                                       # if so, result is 1
                          $sp, 8
                                            pop 2 items from stack
              addi
                    $sp,
                    $ra
                                            and return
                    $a0,
                         $a0,
         L1:
              addi
                                        # else decrement n
                    fact
              j al
                                        # recursive call
                         0($sp)
                    $a0,
                                        # restore original n
Restore
              I w
                         4($sp)
                    $ra,
                                            and return address
$ra and
              I w
$a0
              addi
                    $sp, $sp, 8
                                        # pop 2 items from stack
                                       # multiply to get result
              mul
                    $v0, $a0, $v0
                                        # and return
                    $ra
              jr
```



Local Data on the Stack




- local data are also preserved by callee
 - e.g., C automatic variables
- Therefore, \$sp value may change in callee => local variable have different offsets
 - e.g. a is \$sp in case, and \$sp+4 in case 2
 - hard to use \$sp to access local data
 - Define a new pointer => \$fp






Frame pointer



- Frame pointer: a stable base register for local memory-reference
- (\$fp) points to the first word of the frame of a procedure (activation record)



Summary: stack allocation before and after call




- Local data allocated by callee
 - e.g., C automatic variables



成功方學

MIPS Memory Layout

- Static Text: program code, start at 00400000₁₆
- Static data: static variables in C, constant arrays and strings
 - Start at 1000 0000₁₆
 - \$gp (global pointer) initialized to 10008000₁₆
 - allowing ±offsets into this segment
- Dynamic data: heap,
 - E.g., malloc in C, new in Java
 - Grow up toward stack
- Stack: automatic storage
 - \$sp initialized to 7ffffffc_{hex}







Summary: Register Conventions

- Caller takes care of \$a0-\$a3 and \$t0~\$t9 and callee takes care of \$ra and \$s0~\$s7
 - Must be saved/restored by callee
- \$ra, \$s0~\$s7, \$gp, \$sp, \$fp are preserved on a procedure call

Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries	no
\$s0 - \$s7	16–23	Saved	yes
\$t8-\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes



Character Data



- Byte-encoded character sets
 - ASCII: 128 characters (1-byte)
 - 95 graphic, 33 control
 - Latin-1: 256 characters
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings => to save some space

	0	1	2	3	4	5	6	7
0	NUL	DLE	space	0	@	Р	Ť	
	NOL					- 1		р
1	SOH	DC1 XON	ļ	1	Α	Q	а	q
2	STX	DC2	ıı ı	2	В	R	b	r
3	ETX	DC3 XOFF	#	3	С	S	С	s
4	EOT	DC4	\$	4	D	Т	d	t
5	ENQ	NAK	%	5	E	U	е	u
6	ACK	SYN	&	6	F	V	f	٧
7	BEL	ETB	1	7	G	W	g	W
8	BS	CAN	(8	Н	Х	h	×
9	HT	EM)	9	- 1	Υ	i	У
Α	LF	SUB	*	:	J	Ζ	j	Z
В	VT	ESC	+	i	K	[k	{
С	FF	FS		<	L	-\	- 1	
D	CR	GS	-	=	M]	m	}
E	so	RS		>	N	۸	n	~
F	SI	US	1	?	0	_	0	del



Byte/Halfword Operations



- MIPS byte/halfword load/store are common for string processing
- lb \$t0, O(\$sp) //load with sign extension
 - Load rs+offset address into rt
 - Sign extend to 32 bits in rt

\$t0=? After lb \$t0 0(\$sp)

- Sb \$t0, 0(\$sp)
- Store just rightmost byte\$t0=

000000000000000000000110000000






String Copy Example

- C code (naïve):
 - Null-terminated string

```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

- Addresses of x, y in \$a0, \$a1
- i in \$s0



```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

String Copy Example

\$s0 i

MIPS code:

```
strcpy:
   addi $sp, $sp, -4 # adjust stack for 1 item
        $s0, 0($sp) # save $s0
   SW
   add $s0, $zero, $zero # i = 0
L1: add $t1, $s0, $a1 # addr of y[i] in $t1
   Ibu $t2, O($t1) # $t2 = y[i]
   add $t3, $s0, $a0
                        # addr of x[i] in $t3
   sb $t2, 0($t3) \# x[i] = y[i]
   beq $t2, $zero, L2  # exit loop if y[i] == 0
                        \# i = i + 1, next byte
   addi $s0, $s0, 1
        L1
                        # next iteration of loop
L2: Iw $s0, 0($sp)
                        # restore saved $s0
   addi $sp, $sp, 4
                        # pop 1 item from stack
                        # and return
        $ra
   jr
```



32-bit Constants



- Most constants are small (16 bit range is -2¹⁶~ 2¹⁶-1)
- Sometimes we need 32-bit constant, but a instruction can't have
 32-bit constant (no space for op code)
- => combine lui and ori instruction to achieve this
- lui rt, constant
 - Copies 16-bit constant to left 16 bits of rt
 - Clears right 16 bits of rt to 0

Question: Steps to set \$s0 to 4,000,000

4000000₁₀=0000 0000 0011 1101 0000 1001 0000 0000₂

lui \$s0, 61

0000 0000 0011 1101 0000 0000 0000 0000

ori \$s0, \$s0, 2304

0000 0000 0000 0000 1001 0000 0000

Finally, \$s0 =

0000 0000 0011 1101 0000 1001 0000 0000



& mod

Branch Addressing (for beq, bne)

- Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward

- Addr. Inst.
- 8 (01000) beq \$t0 \$t1
- 12(01100) ...
- 16(10000)
- 20(10100)

- PC-relative addressing
 - Address is always a multiple of 4 => offset/4 is stored in the instruction
 - Target address = PC + (Address × 4)
 - PC is already incremented by 4

ор	rs	rt	Address (=Offset/4)
6 bits	5 bits	5 bits	16 bits

If the above beq go to address 20 when \$s0==\$t1,



2

000100 01000 01001

0000 0000 0000 0010




Example



- Suppose \$s0=\$t1,
- (1) find target address of beq instruction
- (2) the next instruction to be executed

```
Addr. Inst.
4(00100) beq $s0 $t1 2
8(01000) Inst1.....
12(01100) Inst2.....
16(10000) Inst3....
20(10100) Inst4....
```


- Target address= 8+ 2*4=16
- Next instruction to be executed: inst3



成功方學


Jump Addressing

- Jump (j and j al) targets could be anywhere in text segment
 - Need larger address space
 - Encode full address in instruction



- (Pseudo)Direct jump addressing
 - Target address = $PC_{31...28}$: (address × 4)

5. Pseudodirect addressing



Jump example



• Assume $PC=40000000_{16}$, what is the target address of the jump instruction?

000010 00 0000000 0000010 0000001 6 bits 26 bits

Address in the instruction= 0x0000201


Target Address= $PC[31:28]+0021_{16}*4= 0x40000804$






Target Addressing Example

- Loop code from earlier example (assume PC[31:28]=0000), what is the value of (1) and (2)
 - Assume Loop at location 80000








Branching Far Away

- If branch target is too far to encode with 16-bit offset, assembler insert an unconditional jump to the branch target, and inverts the condition so that the branch decides whether to skip the jump.
- Example

beq \$s0, \$s1, L1
$$\Longrightarrow$$
 be 16bi t address

bne \$s0, \$s1, L2 \Longrightarrow L2 can only be 26bi t

j can jump farer than beq





Summary:Instruction format

• R-format: add, and, or ...

• I-format: beq, bneq, addi, ...

• J-format: j, jal

Name			Fie	lds	Comments		
Field size	6 bits	5 bits	5 bits	5 bits 5 bits 6 bits			All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd shamt funct			Arithmetic instruction format
I-format	ор	rs	rt	address/immediate			Transfer, branch, imm. format
J-format	ор	target address					Jump instruction format




成め方字

Summary: Addressing Mode


 Immediate addressing: operand is a constant within the instruction (e.g. addi)

```
addi $s1, $s0, 1 # s1 = s0+1 op rs rt Immediate
```

Register addressing: operand is a register (e.g. add,




 Base or displacement addressing: operand is at the memory location (e.g. lw, sw)






Summary: Addressing Mode (2)

 PC-relative addressing: branch address is the sum of PC and constant (e.g. beq)



 (Pseudo)direct addressing: jump address is 26 bit of instruction + PC (e.g. j)





Decoding MIPS instruction

op(31:26)								
28–26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
31-29								
0(000)	R-format	Bltz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz
1(001)	add immediate	addiu	set less than imm.	set less than imm. unsigned	andi	ori	xori	load upper immediate
2(010)	TLB	FlPt						
3(011)								
4(100)	load byte	load half	1w1	load word	load byte unsigned	load half unsigned	lwr	
5(101)	store byte	store half	swl	store word			swr	
6(110)	load linked word	lwc1						
7(111)	store cond. word	swc1						


op(31:26)=010000 (TLB), rs(25:21)								
23-21	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
25-24								
0(00)	mfc0		cfc0		mtc0		ctc0	
1(01)								
2(10)								
3(11)								

op(31:26)=000000 (R-format), funct(5:0)								
2-0	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
5–3								
0(000)	shift left		shift right	sra	sllv		srlv	srav
	logical		logical					
1(001)	jump register	jalr			syscall	break		
2(010)	mfhi	mthi	mflo	mtlo				
3(011)	mult	multu	div	divu				
4(100)	add	addu	subtract	subu	and	or	xor	not or (nor)
5(101)			set 1.t.	set 1.t.				
				unsigned				
6/110)								

成功方學

Decoding Machine Code

What's the assembly code represent?
 00af8020 (hex)



add \$s0 \$a1 \$t7




Assembler Pseudoinstructions



- Most assembler instructions represent machine instructions one-to-one
- However: some useful instructions may be missing
 - Can be achieved using by other instructions
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 \rightarrow add $t0, $zero, $t1 blt $t0, $t1, L \rightarrow slt $at, $t0, $t1 bne $at, $zero, L
```

- \$at (register 1): assembler temporary



成功方學

More pseudoinstructions in MIPS

- blt (branch less than), bgt (branch greater than), ble (branch less than and equal to), bge (branch great than and equal to)
- neg: changes the mathematical sign of the number
- not: bitwise logical negation
- li: loads an immediate value into a register

li \$t0, 0x3BF20



lui \$t0, 0x0003 ori \$t0, \$t0, 0xBF20

• sge (set greater than and equal to), sgt (set great than). See references for more details



Fallacies


- Powerful instruction ⇒ higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code ⇒ more errors and less productivity



Fallacies



- Backward compatibility ⇒ instruction set doesn't change
 - But they do accrete more instructions





Pitfalls



 Sequential words are not at sequential addresses=>increment by 4, not by 1!

\$s3	Base address of A
\$s2	h
\$s1	g
\$s0	

$$g = h + A[8];$$

- g in \$s1, h in \$s2, base address of A in \$s3

••••

A[8]


- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word

X+12	A[3]
X+8	A[2]
X+4	A[1]
X	A[0]

X + 32

Concluding Remarks

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - c.f. x86





Backup slides

