## Chapter 3


Arithmetic for Computers



# 成功方學


## Basic Arithmetic Logic Unit

#### • Basic ALU



One-bit ALU that performs AND and OR

Operation(Op.)	Funct.
0	a AND b
1	a OR b




Operation(Op.)	Funct.
0	a AND b
1	a OR b
2	a + b



# 成功方學

#### 32-bit ALU

- Cascading 1-bit ALU to
   32-bit ALU
- carry-out is the carry-in of the next bit








## **Enhanced Arithmetic Logic Unit**

- ALU that performs (a AND b), (a OR b) and (a + b ) and (a- b=a +  $\bar{b}$ +1 )
- =>Binvert=1 and carryIn=1



CarryOut

$$a-b = a + \bar{b} + 1$$


Binvert	CarryIn	Ор.	Function
0	X	0	a and b
0	X	1	a or b
0	0	2	a + b
1	1	2	a-b





# **Enhanced Arithmetic Logic Unit**

#### Enhanced with NOR and NAND



$$\bar{a} V \bar{b} = \overline{ab}$$

$$\bar{a}\bar{b} = \overline{aVb}$$

Ainvert	Binvert	CarryIn	Ор.	Func.
0	0	X	0	a and b
0	0	X	1	a or b
0	0	0	2	a + b
0	1	1	2	a-b
1	1	X	0	$\overline{a+b}$
1	1	X	1	$\overline{ab}$






#### **ALUs with Set Less Than**

Review: Set less than

slt \$t0 \$t1 \$t2 => When \$t1 < \$t2 , \$t0 = 1, otherwise \$t0 = 0

- We use a-b to implement slt
  - When a-b < 0, signed bit =1
  - When a-b >= 0, signed bit = 0
- Less signal=>
  - Connect LSB to the signed bit of MSB (See next slide)
  - Other signals are assigned to 0






#### 32-bit ALU with Set Less than

- Less signal=>
  - Connect LSB to the signed bit of MSB
  - Other signals are assigned to0

When a31...a0 < b31....b0, result is 0......1, otherwise 0.....0


Note that MSB is different than other bits=> it has one additional signal (Overflow) which will be discussed later



## Integer Addition and Subtraction




• Addition Example: 7 + 6



Subtraction Example: 7-6 = 7+(-6)

$$\begin{array}{r} 00000111 \\ - 00000110 \\ \hline 00000001 \end{array}$$





#### Situations when overflow occurs

Situation that overflow occurs for signed integers

Operation	A	В	Result when Overflow
A+B	A>=0	B>=0	<0
A+B	<0	<0	>=0
A-B	A>=0	B<0	<0
A-B	A<0	B>=0	>=0

0111  

$$+0001$$
  
1000  
 $7+1 \neq -8$   
1111  
 $+1000$   
0111  
 $-1+(-8) \neq 7$ 






#### Final 32-bit ALU

- Binvert is compatible to CarryIn => Connect Binvert to CarryIn
   => is renamed to Bnegate
- Add Zero detection circuit => If all bit is 0=> Zero=1

Ainvert	Binvert	CarryIn	Ор.	Func.
0	0	X	0	a and b
0	0	X	1	a or b
0	0	0	2	a + b
0	1	1	2	a - b
0	1	1	3	slt

Bnegate	Op[1:0]	Func.
0	00	a and b
0	01	a or b
0	10	a + b
1	10	a - b
1	11	slt



## Recap: Faster adder-Carry Lookahead



Taught in digital system design course


$$g_{i} = a_{i} b_{i}$$


$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$

$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$+ (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$






#### Multiplication

§3.3 Multiplication


Binary multiplication is just a bunch of right shifts and adds




































































# 



Multiplicand: 64 bits

Product: 64 bits

Multiplier: 32 bits





## Course Administration (4/17)

- Course Progress: Multiplier
- Homework 2: due:4/27
- Online quiz: socrative.com








- Observations: Two ways of multiplication
  - Shift multiplicand left or shift product right

product shift right and add



1000 1011

1000

10001011 shift

11000 101 shift


01000 101




add

• Initial: 32 bit multiplicand, multiplier is stored in right side of product


Product shift right after each iteration

















1000 1011





Final product: 01011000




# Faster Multiplier



- Uses faster adder
  - Addition is repetitively performed
  - Faster adder can improve multination speed
  - E.g. carry lookahead adder, carry save adder, etc.







#### Faster Multiplier



- Perform addition in parallel
  - Uses multiple adders
  - Can be pipelined to reduce critical paths





# MIPS Multiplication



- Two special 32-bit registers for product
  - HI: most-significant 32 bits
  - LO: least-significant 32-bits
- Instructions
  - mult rs, rt # HI|LO = \$rs \* \$rt , result is stored in 64 bit HI|LO
  - mfhi rd / mflo rd
    - Move from HI/LO to rd
    - Can test HI value to see if product overflows 32 bits
  - mul rd, rs, rt #pseudoinstruction
    - Low-order 32 bits of product is moved to \$rd (use when you know the product is less than 32 bits)





#### Example

Write a program that evaluates the formula 5\*12 74.

```
## Program to calculate 5*12 - 74

## $9 result
    .text
    .globl main

main:


ori $t0, $0, 12  # put 12 into $t0

ori $t1, $0, 5  # put 5 into $t1

mult $t0, $t1  # lo = 5x12


mflo $t1  # $t1 = 5x12

addi $t1, $t1,-74  # $t1 = 5x12 - 74
```




#### Division






*n*-bit operands yield *n*-bit quotient and remainder

- Check if divisor = 0
- Long division approach
  - If divisor ≤ dividend bits
    - 1 bit in quotient, subtract
  - Otherwise
    - 0 bit in quotient, bring down next dividend bit
- Division is just a bunch of quotient digit guesses and left shifts and subtracts



#### Division






*n*-bit operands yield *n*-bit quotient and remainder

- Check if divisor = 0
- Long division approach
  - If divisor ≤ dividend bits
    - 1 bit in quotient, subtract
  - Otherwise
    - 0 bit in quotient, bring down next dividend bit
- Restoring division
  - Do the subtract, and if remainder goes < 0, add divisor back</li>
- Signed division
  - Divide using absolute values
  - Adjust sign of quotient and remainder as required





#### First version of Division hardware





# Restoring Division Example


Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
	1: Rem = Rem - Div	0000	0010 0000	①110 0111
1	2b: Rem $< 0 \implies +Div$ , sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
	1: Rem = Rem - Div	0000	0001 0000	①111 0111
2	2b: Rem < 0 ⇒ +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
	1: Rem = Rem - Div	0000	0000 1000	①111 1111
3	2b: Rem $< 0 \implies +Div$ , sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
	1: Rem = Rem - Div	0000	0000 0100	@000 0011
4	2a: Rem $\geq 0 \implies$ sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
	1: Rem = Rem - Div	0001	0000 0010	@000 0001
5	2a: Rem $\geq 0 \implies$ sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001





#### Optimized division hardware

• Division is similar to multiplication, so is hardware




Improved hardware
32-bit Divisor
No extra bit for Quotient



# 成功方學

## Why Division is slower?

- Division is slower than multiplication because
  - Need reminder to decide next quotient bit
  - Division is done sequentially
  - Can't be done in parallel
- Different Division (skipped)
  - Restoring
  - Nonrestoring
  - SRT



*n*-bit operands yield *n*-bit quotient and remainder



#### MIPS Division



- Use HI/LO registers for result
  - HI: 32-bit remainder
  - LO: 32-bit quotient
- Instructions
  - div rs, rt
  - di vu rs, rt

- No overflow or divide-by-0 checking
  - Software must perform checks if required
- Use mfhi , mfl o to access result





#### Backup slides

