Sequential Circuit

Ing-Chao Lin Adapted from slides by Prof. Pei-Yin Chen



Outline




- Sequential Circuit
- Clock Period
- Latch
- Flip-Flop
- A Register file
- Counters
- Watch Out for Unintentional Latches
- Blocking vs. Non-Blocking



Sequential Circuit (1/2)



A sequential circuit is a system whose outputs at any time are determined <u>from the present combination of inputs and the previous states</u>.



Sequential components contain memory elements

Ex: Ring counter that starts the answering machine after 4 rings



Sequential Circuit (2/2)




- Sequential components can be: asynchronous or synchronous
- Asynchronous sequential circuit:
 - Change their states and outputs whenever a change in inputs occurs
- Synchronous sequential circuit:
 - Change their states and outputs at fixed points of time (specified by clock signal)

Most circuits are synchronous circuits (easy and tool-supportable).

Synchronous storage components store data and perform some simple operations.


Synchronous storage components include:

- (1) registers (2) counters (3) register files
- (4) memories (5) queues (6) stacks



Clock Period






- **Clock period** (measured in micro or nanoseconds) is the time between successive transitions in the same direction
- Clock frequency (measured in MHz or GHz) is the reciprocal of clock period
- Clock width is the time interval during which clock is equal to 1
- Duty cycle is the ratio of the clock width and clock period
- Clock signal is active high if the changes occur at the rising edge or during the clock width. Otherwise, it is active low



Clock








Latch



D	G	Q(t+1)
Х	0	Q(t)
0	1	0
1	1	1





D-type latch (ignoring delay)

Latches are level-sensitive since they respond to input changes during clock width.

Latches are difficult to work with for this reason.









Flip-Flop





- Flip-Flops respond to input changes only during the change in clock signal (the rising edge or the falling edge).
- They are easy to work with, although they are more expensive than latches.



D Flip-flop with Reset



D Flip-flop with asynchronous reset

```
If Reset changes from 1 to 0,
then reset D flip-flop anyway.
Otherwise, Q=D.
module DFF_AR(Clk, Reset, D, Q);
input Clk, Reset, D;
output Q;
        Q;
reg
always @( posedge Clk or
negedge Reset)
begin
  if(!Reset)
                                    Q
    0 < = 0;
  else
    O <= D_i
end
                Reset
endmodule
```

D Flip-flop with synchronous reset

```
At every positive edge of Clk,
if Reset==0, then reset D flip-flop
(if Reset==1, then Q=D).
module DFF SR(Clk, Reset, D, O);
input Clk, Reset, D;
output 0;
        0;
reg
always @(posedge Clk)
begin
  if(!Reset)
    0 = 0;
  else
           Reset
    O=D;
end
endmodule
```

Asynchronous -- Respond immediately!



A Register file



```
module RegFile
(Clk, enable, D, Q);
      Clk, enable;
input
input [3:0] D;
output [3:0] O;
       [3:0] 0;
req
always @(posedge Clk)
begin
  if (enable)
    0 \le D_i
end
     enable
endmodule
              Clk
```


4-bit register = 4 flip-flops


```
// an 16-word register file with one-write and
// two-read ports
module register file
(clk, rd_addra, rd_addrb, wr_addr,
wr enable, din, douta, doutb);
input clk, wr enable;
input [7:0] din;
output [7:0] douta, doutb;
input [7:0] rd addra, rd addrb, wr addr;
       [7:0] req file [15:0];
req
// the body of the N-word register file
assign douta = reg_file[rd_addra];
assign doutb = reg file[rd addrb];
always @(posedge clk)
  if (wr enable)
    reg_file[wr_addr] <= din;</pre>
endmodule
```

Watch Out for Unintentional Latches (1/4)



```
module latch_4(en, preset, A, B);
module latch_if1(en, A, out);
                                input en, preset, A;
input en, A;
                                output B;
output out;
                                req B;
reg out;
                                always @(en or preset or A) begin
                                  if (preset)
always @(en) begin
                                    B = 1;
  if (en)
                                  else if (en)
    out = A_i
                                    B = A_i
end
                                end
                                endmodule
endmodule
```





Watch Out for Unintentional Latches (2/4)



```
Module Latch (In, Enable, Out);
input Enable;
input [3:0] In;
output [3:0] Out;

always @(In or Enable) begin
  if(Enable)
    Out=In;
end
```

```
able) begin
```


```
Module Latch (In, Enable, Out);
input Enable;
Input [3:0] In;
output [3:0] Out;

always @(In or Enable) begin
  if(Enable)
   Out=In;
  No latch inference
```

end endmodule

Out=0;

else



endmodule

If Enable ==1

Out (new) = In
If Enable==0

Out (new) = Out (old)

Watch Out for Unintentional Latches (3/4)




Watch Out for Unintentional Latches

- Completely specify all clauses for every case and if statement
- Completely specify all output for every clause of each case or if statement
- Fail to do so will cause latches or flip-flops to be synthesized

```
Missing Case

always @(d) begin
case(d)
2'b00: z = 1'b0;
2'b01: z = 1'b0;
endcase
end


Missing Outputs
```




Watch Out for Unintentional Latches (4/4)



```
module code3(Sel, A, B1, B2);
                                     module code4(Sel, A, B1, B2);
Input Sel, [1:0] A;
                                     Input Sel, [1:0] A;
output [1:0] B1, B2;
                                     output [1:0] B1, B2;
     [1:0] B1, B2;
                                            [1:0] B1, B2;
always @ (Sel or A) begin
                                     always @ (Sel or A) begin
 if(Sel) begin
                                       if(Sel) begin
   else begin
B1 = 1; B2 = 1;
                                                             end
  end
                                       end
  else begin
                                       else begin
    B1 = 2i B2 = 2i
                        end
                                         B1 = 2; B2 = 2;
                                                             end
end
                                     end
endmodule
                                     endmodule
```





Blocking vs. Non-Blocking (1)



- Blocking assignment (=) are order sensitive
- Non-Blocking assignment (<=) are order independent
- Use blocking assignment for combinational circuits and nonblocking assignment for sequential circuits

Blocking assignment

initial begin

b=#3 0;

a = #12 1;

c=#2 3;

end

Non-Blocking assignment

initial begin	Time-unit	а	b	С	d	е	f
d<=#12 1;	0	X	X	X	X	X	X
e<=#3 0;	2	X	X	X	X	X	3
f<=#2 3;	3	X	X	X	X	0	3
	12	1	X	X	1	0	3
end	15	1	0	X	1	0	3
	17	1	n	3	1	\cap	3





```
Initial begin  
...  
A=1;  
B=0;  
A=1;  
B=0;  
A=1;  
A=1;
```

```
Non-Blocking assignment
```

```
Initial begin
...
A=1;
B=0;
A=0;
...
A<=B; // B=0 is used
B<=A; // A=1 is used
B<=A; // B=0 is used</pre>
B<=B; // B=0 is used
A<=B; // B=0 is used
```



Blocking vs. Non-Blocking (3)



Blocking assignment

```
module test_n(clk, a,
b, c, out);
input clk, a, b, c;
output out;
reg t1, t2;
reg out;
always @(posedge clk) begin
  t.1
      = a\&b;
  t2 = t1&c; assigned in order (2)
  out = t1 \& t2;
            Blocking assignment
end
endmodule
```

Non-Blocking assignment

```
module test_n(clk, a, b,
 c, out);
input clk, a, b, c;
output out;
reg t1, t2;
reg out;
always @(posedge clk) begin
 t1 <= a&b;
 t2 <= t1&c; assigned immediately
 out <= t1 & t2;
end
           Non-blocking assignment
endmodule
```

Blocking vs. Non-Blocking (in combinational circuit) (4)



```
module test n(a, b, c, d,
t1, t2, out);
input a, b, c, d;
output out, t1, t2;
reg t1, t2, out;
always @(a or b or c or d)
begin
               Combinational
  t1 = a\&b;
 t2 = c \mid d; circuit
  out = t1 \& t2;
end
endmodule
          GTECH_AND2
                     > out
                     ▶ tZ
```


```
module test_n(a, b, c, d,
t1, t2, out);
input a, b, c, d;
output out, t1, t2;
reg t1, t2, out;
always @(a or b or c or d)
begin
 t1 <= a&b; Combinational
 t2 <= c | d; circuit
  out <= t1 & t2;
end
endmodule
```

Blocking vs. Non-Blocking (Example) (5)




Blocking assignment

```
module test_n(clk, a, b,
c, out);
input clk, a, b, c;
output out;
reg t1, t2;
reg out;
always @(posedge clk) begin
  t1 = a&b;
  t2 = t1&c;
  out = t1 & t2;
end endmodule
```



Non-blocking assignment

Three flip-flops are inferred




Blocking vs. Non-Blocking (Example) (6)



Blocking assignment

```
module test_n(clk, a, b,
c, out);
input clk, a, b, c;
output out;
reg t1, t2;
reg out;
always @(posedge clk) begin
 t1 = a&b;
 t2 = t1&c;
 out = t1 & t2;
end
endmodule
```



Blocking assignment

clk out a b c t1




Blocking vs. Non-Blocking (7)

Better to use nonblocking assignment in sequential circuits

```
module test_n(a, b, c, d,
t1, t2, out);
input a, b, c, d;
output out, t1, t2;
reg t1, t2, out;
always @(a or b or c or d)
begin
   t1 = a&b;
   t2 = c | d;
   out = t1 & t2;
end
endmodule
```

```
a GTECH_AND2 t1
```

```
module test_n(clk, a, b,
c, t1, t2, out);
input clk, a, b, c;
output out, t1, t2;
reg t1, t2;reg out;
always @(posedge clk) begin
  t1 = a&b;
  t2 = t1&c;
  out = t1 & t2;
end
endmodule
```





Backup slides

