

## Chapter 4

The Processor



#### Introduction


- CPU performance factors
- CPU Time=Instruction Count
  ×CPI ×Clock Cycle Time

- Instruction count
  - Determined by ISA and compiler
- CPI and Cycle time
  - Determined by CPU hardware
- We will examine two MIPS implementations
  - A simplified version (Single-cycle implementation)
  - A more realistic pipelined version
  - Multi-cycle version is removed in this version)
- Implement simple subset, but shows most aspects
  - Memory reference: 1w, sw
  - Arithmetic/logical: add, sub, and, or, slt
  - Control transfer: beq, j

## Review: MIPS Instruction Set Architecture (ISA)

- Instruction Categories
  - Arithmetic
  - Load/Store
  - Jump and Branch
  - Floating Point
    - coprocessor
  - Memory Management
  - Special

3 Instruction	3 Instruction Formats: all 32 bits wide								
ОР	rs	rt	rd	sa	funct	R format			
OP	rs	rt	imm	immediate					
OP		jum	p target			J format			






## Review: MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	yes
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return addr (hardware)	yes

#### Instruction Execution

- PC (Program counter) is used to fetch instruction in the instruction memory)
- After instruction is obtained, register numbers in instructions is used to register file, read registers
- PC ← PC +4 for sequentially execution 每個instruction 4 bit





## Depending on instruction class, different actions are performed

Use ALU to calculate

add \$t0, \$s1, \$s2


- Arithmetic result
- Memory address for load/store
- memory address for loady store
- Branch target address bne \$t0, \$s5, Exit (compare \$t0, \$s5)

lw \$s1, 20(\$s2)

- Access data memory for load/store
- lw \$s1, 20(\$s2)


PC ← target address

Loop






## Multiplexers






#### **CPU Overview**





## Logic Design Basics

- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses



32-bit bus

- Combinational element (See next slide)
  - Operate on data
  - Output is a function of input
- State (sequential) elements
  - Output is a function of input and current states
  - Store information



#### **Review: Combinational Elements**


AND-gate

$$- Y = A & B$$




$$\begin{array}{c}
10 \longrightarrow \begin{pmatrix} M \\ u \\ x \end{pmatrix} \longrightarrow Y$$

Adder




Arithmetic/Logic Unit






## **Review: Sequential Elements**

- Register: stores data in a circuit
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when Clk changes (0-> 1 or 1-> 0)
  - The following figure is positive edge-triggered: update when Clk changes from 0 to 1








## Review: Sequential Elements (with write enable)


- Register with write control
  - Only updates on clock edge when write control input is 1
  - Used when stored value is required later






## **Building a Datapath**

- Datapath: Elements that process data and addresses in the CPU
  - Registers, ALUs, mux's, memories, ...



We will show how to build MIPS datapath

#### **Instruction Fetch**







#### **R-Format Instructions**

- Read two register operands
- Perform
   arithmetic/logical
   operation
- Write results into destination registers

add \$t0, \$s1, \$s2



a. Registers b. ALU








## Load/Store Instructions (need 4 components)

- Read register operands =>register files
- Calculate address using 16-bit offset
  - Use ALU, but sign-extend offset
     16 bit → 32 bit
- Load/store: read memory and update register, and s write register value to memory
  - Need data memory

lw \$t0, 4(\$s3) #load word from memory sw \$t0, 8(\$s3) #store word to memory










## Datapath: Load/Store Instruction


#### Load/store



## Animating the Datapath-load


Load

RN1: register number 1 RN2: register number 2 WN: write number WD: write data



## Animating the Datapath- store

store



## **Specifying Branch Destinations**


MIPS conditional branch instructions:

ор	rs	rt	offset
6 bits	5 bits	5 bits	16 bits

PC-relative addressing

beq \$s0 \$t1 L1

- Target address = PC + offset × 4 將捨去的兩個bit補回(左移2)
- PC already incremented by 4 by this time from the low order 16 bits of the branch instruction






#### **Branch Instructions**

Read register operands

Compare operands

Use ALU, subtract and check Zero output

- Calculate target address ]
  - Sign-extend displacement
  - Shift left 2 places (word displacement)
  - Add to PC + 4 (already calculated by instruction fetch)




See animation in the next slide




## Animating the Datapath (beq)

beq



## Sign-extension and shift left by 2 hardware

• Simple hardware is used for sign extension and shift




## Composing the Elements

- Make Data path do an instruction in one clock cycle
  - Each datapath element can only do one function at a time
  - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions



# R-Type/Load/Store Datapath A Single Cycle Datapath




Correct Control signal (RegWrite, ALUSrc, ALU operation, MemWrite, MemtoReg, MemRead) are needed to make sure correct operation is done





## Full Datapath (Single Cycle Datapath)






#### Outline

- Designing a processor
- A single-cycle implementation (the datapath)
- Control for the single-cycle CPU
  - Control of CPU operations
  - ALU controller
  - Main controller




## **Next: Building Datapath With Control**



#### Main Control and ALU Control

- Main Control: Based on opcode: generate RegDst, Branch,
   MemRead MemtoReg, ALUOp MemWrite, ALUSrc, RegWrite
- ALU Control: Based on 2-bit ALUop and the 6-bit func field of instruction, the ALU control unit generates the 4-bit ALU control field





## **Deciding ALU Control**

- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control


opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	?
sw	00	store word	XXXXXX	add	?
beq	01	branch equal	XXXXXX	subtract	?
R-type	10	add	100000	add	?
		subtract	100010	subtract	?
		AND	100100	AND	?
		OR	100101	OR	?
		set-on-less-than	101010	set-on-less-than	?



#### **ALU Control**

 ALU Control has 4 four bits: Ainvert, Binvert, and Operation (2 bits)

Function	ALU control
AND	0000
OR	0001
add	0010
subtract	0110
set-on-less- than	<u>01</u> 11
NOR	<u>11</u> 00



#### **ALU Control**

#### ALU used for

– Load/Store: F = add

– Branch: F = subtract

R-type: F depends on funct field


Assume 2-bit ALUOp derived from opcode

Combinational logic derives ALU control

根據ALU function

				<u> </u>	
opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
sw	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

## **Deciding Main Control Signals**




#### Review: The Main Control Unit

## Control signals derived from instruction


R-type	0	rs	rt		rd	shan	nt	funct
	31:26	25:21	20:16	1	5:11	10:6	}	5:0
Load/ Store	35 or 43	rs	rt			offs	et	
Store	31:26	25:21	20:16			15	:0	<u> </u>
Branch	4	rs	rt			offs	et	
·	31:26	25:21	20:16			15	:0	
		$\smile\!$	$\smile\!$	,	//			
	opcode	always	read,		write	for R-		ign-extend
		read	except for		type	and	а	nd add
			load		load			



## Control Signals for R-Type Instruction




## Control Signals: 1w Instruction






## **Control Signals:** SW Instruction





## Control Signals: beq Instruction






### Review: Implementing Jumps

Jump	2	address
	31:26	25:0


- Jump uses word address
- Update PC with concatenation of
  - Top 4 bits of old PC
  - 26-bit jump address
  - -00
- Need an extra control signal decoded from opcode





## Datapath Executing j

•





## Truth Table for Main Control Signals

- Current design of control is for
  - lw, sw, beq, and, or, add, sub, slt, nor


See appendix D for details


- I-format: lw, sw, beq
- R-format: and, or, add, sub, slt, nor
- Given 4 OP codes (each 6 bits) as "inputs", the "outputs" are as follows
   => a main control logic (the next slide)

outputo.

	inputs	•			outputs	5				<del></del>
				Memto-	Reg	Mem	Mem			
	Instruction	RegDst	ALUSrc	Reg	Write	Read	Write	Branch	ALUOp1	ALUOp0
	R-format									
	000000	1	0	0	1	0	0	0	1	0
	lw									
	100011	0	1	1	1	1	0	0	0	0
	SW									
	101011	Χ	1	Χ	0	0	1	0	0	0
	beq									
	000100	Χ	0	X	0	0	0	1	0	1
豧	<mark>~addi</mark>	0	I	0	- 1	0	0	0	0	0


## Implementation of Main Control Block (Use PLA)





#### Main control PLA (programmable logic array)

$$RegDst = \overline{Op5} \cdot \overline{Op4} \cdot \overline{Op3} \cdot \overline{Op2} \cdot \overline{Op1} \cdot \overline{Op0}$$
ALUSrc=?



Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

#### Truth Table for ALU control signals

inputs

outputs

Merge LW & SW

	ALUOp		Funct field						Operation
	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	$C_3C_2C_1C_0$
,	0	0	Χ	Χ	Χ	Χ	Χ	Χ	<mark>0</mark> 010
	0	1	Χ	Χ	Χ	Χ	Χ	Χ	<mark>0</mark> 110
	1	X	X	Χ	0	0	0	0	0010
	1	X	X	X	0	0	1	0	0110
	1	X	X	X	0	1	0	0	0000
	1	X	X	X	0	1	0	1	0001
	1.	X	X	X	1	0	1	0	0111

add subtract add subtract and

> or slt



50 只需判斷後面4.5 ic即可儘好ation Lab(IDEAL)

## Implementation of ALU Control Block

• C3=0

C2


ALUOp				Function o	code fields		
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO
0	1	X	Х	Х	X	X	X
1	Х	X	Х	X	X	1	X

C1

ALUOp		Function code fields							
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO		
0	X	Х	X	X	Х	X	X		
X	X	Χ	X	X	0	X	X		

C0

ALUOp		Function code fields							
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0		
1	X	X	X	X	Х	X	1		
1	Х	X	X	1	X	X	Χ		



#### Performance Issues

- Longest delay determines clock period
  - Critical path: load instruction
  - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- Violates design principle
  - Making the common case fast
- We will improve performance by pipelining





# **Backup Slides**

