

Chapter 3

Arithmetic for Computers






Basic Arithmetic Logic Unit


From B.5 (Constructing a Basic Arithmetic Logic Unit)

Basic ALU




One-bit ALU that performs AND and OR

Operation(Op.)	Funct.
0	a AND b
1	a OR b




Operation(Op.)	Funct.
0	a AND b
1	a OR b
2	a + b



成功方學

32-bit ALU

- Cascading 1-bit ALU to
 32-bit ALU
- carry-out is the carry-in of the next bit








Enhanced Arithmetic Logic Unit

- ALU that performs (a AND b), (a OR b) and (a + b) and (a- b=a + \overline{b} +1)
- To perform a-b => Binvert=1 and carryIn=1



$$a-b = a+\bar{b} +1$$


Binvert	CarryIn	Ор.	Function
0	X	0	a and b
0	X	1	a or b
0	0	2	a + b
1	1	2	a-b





Enhanced Arithmetic Logic Unit

Enhanced with NOR and NAND



$$\overline{ab} = \overline{a} \vee \overline{b}$$

$$\overline{a \vee b} = \overline{a} \overline{b}$$

Ainvert	Binvert	CarryIn	Ор.	Func.
0	0	X	0	a and b
0	0	X	1	a or b
0	0	0	2	a + b
0	1	1	2	a-b
1	1	X	0	$\overline{a+b}$
1	1	X	1	\overline{ab}






ALUs with Set Less Than

Review: Set less than slt \$t0 \$t1 \$t2 => When \$t1 < \$t2 , \$t0 = 1, otherwise \$t0=0

- Use a-b to implement slt
 - When a-b < 0, signed bit =1
 - When a-b >= 0, signed bit = 0
- Less signal is the LSB that
 - Connect to the signed bit of MSB (See next slide)
 - Other signals are assigned to 0






32-bit ALU with Set Less than

- Less signal=>
 - Connect LSB to the signed bit of MSB
 - Other signals are assigned to 0

When a31...a0 < b31....b0, result is 0......1, otherwise 0.....0


Note that MSB is different than other bits=> it has one additional signal (Overflow) which will be discussed later



Integer Addition and Subtraction




• Addition Example: 7 + 6



Subtraction Example: 7-6 = 7+(-6)


$$\begin{array}{r} 00000111 \\ - 00000110 \\ \hline 00000001 \end{array}$$



Overflow



 Overflow: Sum/difference of two 32-bit numbers is too large to be represented in 32 bits.



Overflow condition

- Exception: An unscheduled event that disrupts program execution; used to detect overflow.
- Situation that overflow occurs for signed integers
- Instruction that causes exception when overflow: add, addi, sub
- Instruction that does not cause exception when overflow: addu, addiu, subu

Operation	A	В	Result when Overflow
A+B	A>=0	B>=0	<0
A+B	<0	<0	>=0
A-B	A>=0	B<0	<0
A-B	A<0	B>=0	>=0

0111
$$+0001$$
 1000
7+1 \neq -8

1111
 $+1000$
-1+(-8) \neq 7



How to handle overflow in HW?

- MIPS detects overflow and causes exception (which is essentially an unplanned procedure call.
- Steps: (HW interrupt)
 - The address of the instruction that caused overflow is saved in a
 EPC (exception program counter) register (\$R14 in Coprocessor 0)
 - Jump to the service routine for that exception
 - Return to the program
- MIPS uses
 - Instruction "move from CoProc 0 (MFCO)" to copy EPC into a register so that MIPS software can return to the offending instruction via "jr \$reg" instruction.

EPC

Exception flow



add \$t0, \$t1, \$t2 **Overflow Exception** handler routine (Address is saved in EPC) **Overflow** Next instruction ra ← EPC; jr ra Invalid instruction $ra \leftarrow EPC$; jr ra System Call ra ← EPC; jr ra






Final 32-bit ALU

Binvert is compatible to CarryIn => Connect Binvert to CarryIn
 => is renamed to Bnegate

Add Zero detection circuit => If all bit is 0=> Zero=1

Ain	vert	Bin	vert	Carrylr)	Op.	Func.
0		0		Χ		0	a and b
0		0		Χ		1	a or b
0		0		0		2	a + b
0		1		1		2	a - b
0		1		1		3	slt
	Bne	egat		p[1:0]	ı	unc.	
	0	•	0	00	ć	a and b)
	0		C	01		a or b	
	0		1	.0	ć	a + b	
	1		1	.0	ć	a - b	
	1		1	.1	9	ilt	



Recap: Faster adder-Carry Lookahead



Taught in digital system design course


$$g_{i} = a_{i} b_{i}$$


$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$

$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$+ (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$






Multiplication

§3.3 Multiplication


Binary multiplication is just a bunch of right shifts and adds




































































Multiplication **操** Hardware **成功大學**





Multiplicand: 64 bits

Product: 64 bits


Multiplier: 32 bits





- Observations: Two ways of multiplication
 - Shift multiplicand left or shift product right

product shift right and add



1000 1011

1000

10001011 shift

11000 101 shift


01000 101



add


• Initial: 32 bit multiplicand, multiplier is stored in right side of product

Product shift right after each iteration




1000 1011






1000 1011






1000 1011





1000 1011





Final product: 01011000




Faster Multiplier



- Uses faster adder
 - Addition is repetitively performed
 - Faster adder can improve multination speed
 - E.g. carry lookahead adder, carry save adder, etc.







Faster Multiplier



- Perform addition in parallel
 - Uses multiple adders
 - Can be pipelined to reduce critical paths










• mul

Only low-order 32 bits of the product is preserved in \$rd

Without Overflow

.text addi \$s0, \$zero, 10 addi \$s1, \$zero, 4 mul \$t0, \$s0, \$s1 li \$v0, 1 add \$a0, \$zero, \$t0

syscall







- If the product may be larger than 32 bit => use mult
- Two special 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt # HI|LO = \$rs * \$rt , result is stored in 64 bit HI|LO
 - mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits





Example

Write a program that evaluates the formula 5*12 74.


```
## Program to calculate 5*12 - 74
.text

addi $t0, $0, 12 # put 12 into $t0
addi $t1, $0, 5 # put 5 into $t1
mult $t0, $t1 # lo = 5x12
mflo $t1 # $t1 = 5x12
addi $t1, $t1,-74 # $t1 = 5x12 - 74
```




Division






n-bit operands yield *n*-bit quotient and remainder

- Check if divisor = 0
- Long division approach
 - If divisor ≤ dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Division is just a bunch of quotient digit guesses and left shifts and subtracts





First version of Division hardware





Restoring Division Example


Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
	1: Rem = Rem - Div	0000	0010 0000	①110 0111
1	2b: Rem $< 0 \implies +Div$, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
	1: Rem = Rem - Div	0000	0001 0000	①111 0111
2	2b: Rem $< 0 \implies +Div$, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
	1: Rem = Rem - Div	0000	0000 1000	①111 1111
3	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
	1: Rem = Rem - Div	0000	0000 0100	@000 0011
4	2a: Rem $\geq 0 \implies$ sII Q, Q0 = 1	0001	0000 0100	0000 0011
3: Shift Div right		0001	0000 0010	0000 0011
	1: Rem = Rem - Div	0001	0000 0010	@000 0001
5	2a: Rem $\geq 0 \implies$ sII Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001





Optimized division hardware

Division is similar to multiplication, so is hardware




Improved hardware
32-bit Divisor
No extra bit for Quotient







- Division is slower than multiplication because
 - Need reminder to decide next quotient bit
 - Division is done sequentially
 - Can't be done in parallel
- Different Division (skipped)
 - Restoring
 - Nonrestoring
 - SRT



n-bit operands yield *n*-bit quotient and remainder



MIPS Division



- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions (only two operands)
 - div rs, rt
 - di vu rs, rt

- Use mfhi rd and mflo rd are provided to move the quotient and reminder to user accessible registers
- No overflow or divide-by-0 checking
 - Software must perform checks if required





Division Example

Calculate 13/5, put the quotient in \$t1, and reminder in \$t0





Backup slides

