

USART

PIC Microcontroller: An Introduction to Software & Hardware Interfacing Han-Way Huang Thomson Delmar Learning, 2005

Chung-Ping Young 楊中平



Networked Embedded Applications and Technologies Lab



Why Serial Communication?

- Parallel I/O uses many signal pins
- Synchronization problem over longer distance
- Cost of cable
- Many applications do not need high data rate

Types of Serial I/O

- 1. USART (universal synchronous asynchronous receiver and transceiver)
- 2. SPI (synchronous peripheral interface)
- 3. I²C (inter-integrated circuit)
- 4. CAN bus (controller area network bus)
- 5. LIN (local interconnect network) won't be covered





The EIA232 Standard

- Developed in 1960 by electronic industry association.
- The latest revision is EIA232E.
- EIA232 is also referred to as RS232 for historical reason.
- Both computers and terminals are called **data terminal equipment** (DTE).
- Modems, bridges, and routers are called **data communication equipment** (DCE).
- There are four aspects to the EIA232:
 - 1. Electrical specifications
 - 2. Functional aspects—the function of each signal
 - 3. Mechanical specifications
 - 4. Procedural specifications





Electrical Specifications

- Data rates: EIA232 is applicable to data rate no more than 20 Kbps. The most commonly used data rates are 300, 1200, 2400, 9600, and 19200 baud.
- Signal state voltage assignments:
 - 1. voltages between -3 V to -25 V are considered as logic 1
 - 2. voltages between +3 V to 25 V are considered as logic 0
- Signal transfer distance: Signal should be able to transferred correctly up to 15 meters.



Functional Specifications

- Twenty-two signals are defined.
- Signals are divided into six groups:
 - 1. Signal ground and shield
 - 2. Primary communication channel
 - 3. Secondary communication channel
 - 4. Modem status and control signals
 - 5. Transmitter and receiver timing signals
 - 6. Channel test signals
- Secondary communication channel consists of the same signals as in the primary channel but rarely used.
- Timing signals are not used in asynchronous mode.
- Channel test signals are not used in normal communications.



Primary Communication Channel Signals

- Pin 2: transmit data
- Pin 3: receive data
- Pin 4: request to send signal (RTS)—asserted when in logic 0
- Pin 5: clear to send signal (CTS)—asserted when in logic 0

Modem Status and Control Signals

- Pin 6: data set ready (DSR)—asserted when in logic 0
- Pin 20: DTE ready (DTR)—asserted when in logic 0
- Pin 8: received line signal detector (CD)—also called carrier detect, asserted in logic 0
- Pin 22: ring indicator (RI)—asserted when in logic 0
- Pin 23: data signal rate selector—asserted when in logic 0





Mechanical Specification

- Specifies a 25-pin connector
- A 9-pin connector is used most often in PC but not specified in the standard






Figure 9.1a EIA232E DB25 connector and pin assignment





Figure 9.1b EIA232E DB9 connector and signal assignment



EIA232 Procedural Specification

Case 1: Point-to-point asynchronous connection




Tx: transmit data CTS: clear to send Rx: receive data RTS: request to send CD: data carrier detect DSR: data set ready

Figure 9.2 Point-to-point asynchronous connection





Sequence of events occurred during data transmission over dedicated link



Case 2: two DTEs exchange data over public phone lines

- Two additional signals are needed: DTR and RI
- There are three phases in the data transmission:
 - 1. Establishing the connection
 - 2. Data transmission
 - 3. Disconnection






Figure 9.3 Asynchronous connection over public phone line







Sequence of events occur during data transmission (continued)





Data Format

- Data is transmitted character by character.
- Each character is preceded by a start bit, followed by seven to nine data bits, and terminated by one to two stop bits.
- The receiver uses a clock signal with a frequency that is a multiple (usually 16) of the data rate to sample the incoming data in order to detect the arrival of start bit and determine the bit values.
- A majority circuit takes three samples (bit 7, 8, and 9) in each bit time to detect the arrival of the start bit and determine the logic value of each data bit.
- In older designs, a character can be terminated by one, one and a half, two stop bits.
- In new designs, only one stop bit is used.





Figure 9.4 The format of a character





Example 9.1 Sketch the output of the letter K when it is transmitted using the format of one start bit, eight data bits, and one stop bit.

Solution: Letters are represented in ASCII code. The ASCII code of letter **K** is \$4B (= 01001011). The format of the output of letter **K** is shown in Figure 9.6.





Data Transmission Errors

- 1. Framing error
 - May occur due to clock synchronization problem
 - Can be detected by the missing stop bit
- 2. Receiver overrun
 - May occur when the CPU did not read the received data for a while
- 3. Parity errors
 - Occur due to odd number of bits change values

Null Modem Connection

- Used when two DTEs are located side by side and use the EIA232 interface to exchange data.
- Null modem connection connects signals in such a way to full two DTEs to think that they connected through a modem.
- In Figure 9.7, the signals on the same row of DTE1 and DTE2 are connected together.
- The cost of two modems are saved with Null modem connection.

| Signal Name | DTE 1 | | DTE 2 | | Signal Name |
|---------------------------|----------|---------|---------|----------|-------------|
| Signal Name | DB25 pin | DB9 pin | DB9 pin | DB25 pin | Signal Name |
| FG (frame ground) | 1 | - | - | 1 | FG |
| TD (transmit data) | 2 | 3 | 2 | 3 | RD |
| RD (receive data) | 3 | 2 | 3 | 2 | TD |
| RTS (request to send) | 4 | 7 | 8 | 5 | CTS |
| CTS (clear to send) | 5 | 8 | 7 | 4 | RTS |
| SG (signal ground) | 7 | 5 | 5 | 7 | SG |
| DSR (data set ready) | 6 | 6 | 4 | 20 | DTR |
| CD (carrier detect) | 8 | 1 | 4 | 20 | DTR |
| DTR (data terminal ready) | 20 | 4 | 1 | 8 | CD |
| DTR (data terminal ready) | 20 | 4 | 6 | 6 | DSR |

Figure 9.7 Null Modem connection



The PIC18 Serial Communication Interface

- A serial communication interface can be called a USART or UART.
- A USART supports both synchronous and asynchronous modes of operation.
- A PIC18 device supports either one or two identical USARTs.
- The USART port can be used to communicate with a CRT terminal, a personal computer, A/D converter, D/A converter, and serial EEPROMs.
- The USART can operate in three modes:
 - 1. Asynchronous mode (full duplex)
 - 2. Synchronous—master (half duplex)
 - 3. Synchronous—slave (half duplex)

USART-Related Pins

- RC6/TX1/CK1 and RC7/RX1/DT1 (USART1)
- RG1/TX2/CK2 and RG2/TX2/DT2 (USART2)

USART-Related Registers

- Transmit status register (TXSTA)
 Transmit register (TXREG)
- Receive status register (RCSTA) Receive register (RCREG)
- Baud rate generate register (SPBRG)






Figure 9.8 The TXSTA Register (redraw with permission of Microchip)





| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|----------------------------------------------------------|-----------------------------------|--------------|-----------|
| Value after | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D |
| reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| | 0 = Seri 1 = Seri RX9: 9-bi 0 = Sele 1 = Sele SREN: Sin Asynchro 0 = Disa 1 = Ena Synchro 0 = Disa 1 = Ena Synchro 0 = Disa 1 = Ena ADDEN: Asynchro 0 = Disa 1 = Ena ADDEN: Asynchro 0 = Disa 1 = Ena Who FERR: France OERR: O 0 = No 1 = Ovo | ects 8-bit rects 9-bit rects 9 | sabled habled Enable bit reception reception reception reception reception reception reception receive Enable receive | care) (This bit is (don't care canable bit every (CRE) able bit RX9 = 1): cion, all by don, enable | is cleared as e) N overrides tes are rece e interrupt a | s SREN) eived, and and load | l 9th bit ca | n be used |

Figure 9.9 The RXSTA Register (redraw with permission of Microchip)

This can be Address/Data bit or a parity bit, and must be calculated by firmware.





- The shift clock for the USART is generated by the **baud rate generator** (SPBRG).
- In asynchronous mode, the BRGH bit of the TXSTA register also involves in the baud rate computation.
- The baud rate is computed using the formula shown in Table 9.2.

Table 9.2 Formula for baud rate

| SYNC bit | BRGH = 0 (low speed) | BRGH = 1 (high speed) |
|----------|-------------------------------------------------|---------------------------------|
| 0 | (Asynchronous) Baud rate = $F_{OSC}/(64 (X+1))$ | Baud Rate = $F_{OSC}/(16(X+1))$ |
| 1 | (Synchronous) Baud Rate = $F_{OSC}/(4(X+1))$ | N/A |

Note. X is the content of the SPBRG register

In asynchronous mode:

When BRGH = 1, SPBRG =
$$(F_{OSC}/(16 \text{ x baud rate}))$$
 - 1
When BRGH = 0, SPBRG = $(F_{OSC}/(64 \text{ x baud rate}))$ - 1

In synchronous mode:

SPBRG =
$$(FOSC/(4 \times baud \cdot rate)) - 1$$





Example 9.2 Compute the value to be written into the SPBRG register to generate 9600 baud for asynchronous mode high-speed transmission assuming the frequency of the crystal oscillator is 20 MHz.

Solution: The value (for BRGH = 1) to be written into the SPBRG register is

SPBRG =
$$20 \times 10^6 \div (16 \times 9600) - 1 = 130 - 1 = 129$$

The actual baud rate is

$$20,000,000 \div (16 \times 130) = 9615.4$$

The resultant error rate is $(9615.4 - 9600) \div 9600 \times 100\% = 0.16\%$.

The same baud rate can also be achieved by using low speed (BRGH = 0) approach in which

$$SPBRG = 20,000,000 \div (64 \times 9600) - 1 = 31$$

The actual baud rate is

$$20000000 \div (64 \times 32) = 9765.6$$

The resultant error rate is $(9765.6 - 9600) \div 9600 \times 100\% = 1.7\%$.





Example 9.3 Write a subroutine to configure the USART1 transmitter to transmit data in asynchronous mode using 8-bit data format, disable interrupt, set baud rate to 9600. Assume the frequency of the crystal oscillator is 16 MHz.

Solution:

- Write the value of 0x24 into the TXSTA1 register
- Configure TX1 pin for output, RX1 pin for input:

```
0x24
usart1 openmovlw
                     TXSTA1
            movwf
                     D'103'
            movlw
                                      : set baud rate to 9600
            movwf
                     SPBRG1
                     TRISC,RC7
                                      ; configure RX1 pin for input
            bsf
                     TRISC,RC6
                                      ; configure TX1 pin for output
            bcf
                     PIE1,TXIE
                                      ; disable transmit interrupt
            bcf
                     RCSTA1,SPEN
                                      : enable USART1
            bsf
            return
```



```
In C language,

void usart1_open(void)
{
    TXSTA1 = 0x24;
    SPBRG1 = 103;
    TRISCbits.RC7 = 1;    /* configure RX1 pin for input */
    TRISCbits.RC6 = 0;    /* configure TX1 pin for output */
    PIE1bits.TXIE = 0;    /* disable transmit interrupt */
    RCSTA1bits.SPEN = 1;    /* enable USART port */
}
```





Example 9.4 Write a subroutine to output the character in WREG to USART1 using the polling method.

Solution:

Data can be sent to the transmitter only when the transmit register is empty.



Example 9.5 Write a subroutine to output a string (in program memory) pointed to by TBLPTR and terminated by a NULL character from USART1.

```
Solution:
```

```
The following subroutine outputs the string pointed to by TBLPTR. It is called
: with fast save enabled.
                      TBLRD*+
                                       : read one character into TABLAT
puts_usart1
                      TABLAT,W,A
                                     ; place the character in WREG
            movf
                      done
            h7
                                     ; is it a NULL character?
                                     ; not NULL, output
            call
                      putc usart1
            bra
                      puts_usart1
                                     ; continue
done
                      fast
            return
In C language,
void puts_usart1 (unsigned rom char *cptr)
   while(*cptr)
            putc_usart1 (*cptr++);
```






Figure 9.11 USART receive block diagram (redraw with permission of Microchip)



Example 9.6 Write an instruction sequence to configure the USART1 to receive data in asynchronous mode using 8-bit data format, disable interrupt, set baud rate to 9600. Assume that the frequency of the crystal oscillator is 16 MHz. **Solution:**

```
0x90
movlw
                           : enable USART1 and receiver
         RCSTA1,A
movwf
         D'103'
movlw
        SPBRG1.A
movwf
                           ; set up baud rate to 9600
         TRISC,RX1,A
                           ; configure RX1 pin for input
bsf
         TRISC,TX1,A
bcf
                           ; configure TX1 pin for input
```

In C language,

```
RCSTA1 = 0x90;

SPBRG = 103;

TRISC |= 0x80; /* configure RC7/RX1 pin for input */

TRISC &= 0xBF /* configure RC6/TX1 pin for output */
```





Example 9.7 Write a subroutine to read a character from USART1 and return the character in WREG using the polling method. Ignore any errors. **Solution:** A new character is received if the RCIF flag of the PIR1 register is set to 1.

```
getc_usart1 btfss PIR1,RCIF ; make sure a new character has been received bra getc_usart1 ; read the character return FAST

In C language,

unsigned char getc_usart1 (void) {
   while (!PIR1bits.RCIF); return RCREG1;
}
```

Example 9.8 Write a subroutine to read a string from the USART1 and store the string in a buffer pointed to by FSR0.

Solution:

The string from the USART port is terminated by a carriage return character.

| CR | equ | 0x0D | |
|-------------|--------|-------------|----------------------------------------------|
| gets_usart1 | call | getc_usart1 | |
| | movwf | INDF0 | ; save the character in buffer |
| | sublw | CR | |
| | bz | done | |
| | clrf | PREINC0,F | ; move the pointer |
| | goto | gets_usart1 | |
| done | clrf | INDF0 | ; terminate the string with a NULL character |
| | return | | |

```
In C language,
#define
          CR 0x0D
void gets_usart1 (char *ptr)
     char xx;
     while (1)
          xx = getc_usart1(); /* read a character */
          if (xx == CR) { /* is it a carriage return? */
               *ptr = '\0'; /* terminate the string with a NULL */
               return;
                             /* store the received character in the buffer */
          ptr++ = xx;
```



Flow Control of USART in Asynchronous Mode

- In some circumstances, the software cannot read the received data and needs to inform the transmitter to stop.
- In some other situation, the transmitter may need to be told to suspend transmission because the receiver is too busy to read data.
- Both situations are handled by flow control.
- There are two flow control methods: hardware and XON/XOFF.
- XON and XOFF are two standard ASCII characters.
- The ASCII code for XON and XOFF are 0x11 and 0x13, respectively.
- Whenever a microcontroller cannot handle the incoming data, it sends the XOFF to the transmitter.
- When the microcontroller can handle incoming characters, it sends out XON character.



C Library Functions for USART

Table 9.3a Library functions for devices with only one USART

| Function | Description |
|--------------|-------------------------------------------------|
| BusyUSART | Is the USART transmitting? |
| CloseUSART | Disable the USART |
| DataRdyUSART | Is data available in the USART read buffer? |
| getcUSART | Read a byte from USART |
| getsUSART | Read a string from USART |
| OpenUSART | Configure the USART |
| putcUSART | Write a byte to the USART |
| putsUSART | Write a string from data memory to the USART |
| putrsUSART | Write a string from program memory to the USART |
| ReadUSART | Read a byte from the USART |
| WriteUSART | Write a byte to the USART |

Table 9.3b Library functions for devices with multiple USARTs

| Function | Description |
|------------------------|--------------------------------------------------------------|
| BusyxUSART | Is the USART \mathbf{x} transmitting? |
| ClosexUSART | Disable the USART x |
| DataRdy x USART | Is data available in the USART x read buffer? |
| getc x USART | Read a byte from USART x |
| gets x USART | Read a string from USART x |
| Open x USART | Configure the USART x |
| putcxUSART | Write a byte to the USART x |
| putsxUSART | Write a string from data memory to the USART x |
| putrsxUSART | Write a string from program memory to the USART \mathbf{x} |
| ReadxUSART | Read a byte from the USART \mathbf{x} |
| WritexUSART | Write a byte to the USART x |

Note. x = 1 or 2



The following functions return a "1" if the transmitted is busy:

```
char BusyUSART (void); -- used on devices with single USART char Busy1USART (void); -- used on devices with two USARTs char Busy2USART (void); -- used on devices with two USARTs
```

The following functions disable the transmitter and receiver:

```
void CloseUSART (void); -- used on devices with single USART void Close1USART (void); -- used on devices with two USARTs void Close2USART (void); -- used on devices with two USARTs
```

The following functions return a "1" if the RCIF flag is set:

```
char DataRdyUSART (void); -- used on devices with single USART char DataRdy1USART (void); -- used on devices with two USARTs char DataRdy2USART (void); -- used on devices with two USARTs
```





Any one of the following functions read a byte from the receive buffer including the 9th bit:

```
char getcUSART (void); -- used on devices with single USART char getc2USART (void); -- used on devices with two USARTs char ReadUSART (void); -- used on devices with two USARTs char Read1USART (void); -- used on devices with two USARTs char Read2USART (void); -- used on devices with two USARTs -- used on devices with two USARTs
```

The following functions read the specified number of byes from the USART module and save the string in a buffer:

```
void getsUSART (char *buffer, unsigned len); -- for devices with single USART char gets1USART (char *buffer, unsigned len); -- for devices with two USART char gets2USART (char *buffer, unsigned len); -- for devices with two USART
```



The status bit and the 9th data bit are saved in a union with the following declaration:

```
union USART
{
    unsigned char val;
    struct
    {
        unsigned RX_NINE: 1;
        unsigned TX_NINE: 1;
        unsigned FRAME_ERROR: 1;
        unsigned OVERRUN_ERROR: 1;
        unsigned fill: 4;
    };
};
```

The following functions write one character to the transmit buffer:

```
char putcUSART (char data); -- used on devices with single USART char putc1USART (char data); -- used on devices with two USARTs char WriteUSART (char data); -- used on devices with single USART char Write1USART (char data); -- used on devices with two USARTs char Write2USART (char data); -- used on devices with two USARTs char Write2USART (char data); -- used on devices with two USARTs
```

The following functions output a string in program memory to the USART module:

```
void putrsUSART (const rom char *data); -- used on devices with single USART void putrs1USART (const rom char *data); -- used on devices with two USARTs void putrs2USART (const rom char *data); -- used on devices with two USARTs
```

The following functions output a string in data memory to the USART module:

```
void putsUSART (char *data); -- used on devices with single USART void puts1USART (char *data); -- used on devices with two USARTs void puts2USART (char *data); -- used on devices with two USARTs
```



The following functions configured the specified USART module:

void OpenUSART (unsigned char config,

char **spbrg**); -- used on devices with single USART

void **Open1USART** (unsigned char **config**,

char **spbrg**); -- used on devices with two USARTs

void Open2USART (unsigned char config,

char **spbrg**); -- used on devices with two USARTs

The **config** parameter is defined by ANDing the following parameters:

Interrupt on Transmission:

USART_TX_INT_ON Transmit interrupt ON

USART_TX_INT_OFF Transmit interrupt OFF

Interrupt on Reception:

USART_RX_INT_ON Receive interrupt ON

USART_RX_INT_OFF Receive interrupt OFF

USART Mode:

USART_ASYNCH_MODE Asynchronous mode USART SYNCH MODE Synchronous mode





Transmission Width:

USART_EIGHT_BIT 8-bit transmit/receive

USART NINE BIT 9-bit transmit/receive

Slave/Master Select:

USART_SYNC_SLAVE Synchronous slave mode USART SYNC MASTER Synchronous master mode

Reception mode:

USART_SINGLE_RX Single reception

USART_CONT_RX Continuous reception

Baud rate: (applied to asynchronous mode only)

USART_BRGH_HIGH High baud rate
USART_BRGH_LOW Low baud rate

The **spbrg** is the value to be written into the SPBRG register to set the baud rate.

An example,

Open1USART (USART_TX_INT_OFF & USART_RX_INT_OFF & USART_ASYNCH_MODE & USART_EIGHT_BIT & USART_BRGH_HIGH, 103);



Interface Asynchronous Mode USART with EIA232

- The USART in asynchronous mode is mainly used with the EIA232 interface.
- The USART module uses 0 and 5V to represent logic 0 and 1 and hence cannot be connected to the EIA232 circuit directly.
- A circuit called EIA232 transceiver is needed to translate the voltage levels of the USART to and from the voltage levels of the EIA232 interface.
- EIA232 transceivers are available from many vendors.
- LT1080/1081 from Linear Technology, ST232 from SGS Thompson, the ICL232 from Intersil, the MAX232 from MAXIM, and the DS14C232 from National Semiconductor are examples of the EIA232 transceiver. These EIA232 transceivers operate with a 5-V power supply.
- The pin assignment of the MAX232 is shown in Figure 9.12.
- The circuit connection of the MAX232 with the PIC18 is shown in Figure 9.13.




Figure 9.12 Pin assignments and connections of the MAX232A






Figure 9.13 Diagram of USART and EIA232 DB9 connector wiring in SSE452, SSE8680, and SSE8720 demo boards



USART Synchronous Master Mode

- This mode is entered by setting bits SYNC, SPEN and CSRC.
- Data is transmitted in half-duplex mode.
- The clock signal is driven out from the CK pin.

Synchronous Master Transmission

- Setting the TXEN bit enables the USART module, which will start the SPBRG circuit to generate the shift clock.
- The actual data transmission does not start until a byte is written into the TXREG register.
- The data bits are shifted out on the rising edge of CK and becomes stable on the falling edge of the same clock period.

Synchronous Master Reception

- Reception is enabled by setting the SREN or CREN bit.
- Data is sampled on the falling edge of the CK clock.
- If only the SREN bit is set, only one character will be received.
- If the CREN bit is set, the reception will continue until the CREN bit is cleared.








Figure 9.14 USART transmission in synchronous master mode (redraw with permission of Microchip)








Figure 9.15 USART reception in synchronous master mode (SREN=1) (redraw with permission of Microchip)





USART Synchronous Slave Mode

- Shift clock is provided by external device and is input to the CK pin.
- Slave mode is entered by setting both the SYNC and SPEN bits and clearing the CSRC bit.

Synchronous Slave Transmission

- The shift clock signal is an input from the CK pin.
- CREN bit must be cleared.
- Transmission is enabled by setting the TXEN bit.
- Transmission is started by loading data into the TXREG register.

Synchronous Slave Reception

- Clock source is an input from the CK pin.
- When the RCIF flag is set, read the RCREG register to get the lower 8 bits.
- If 9-bit reception is enabled, then read the 9th bit from the RCSTA register.
- If there is any error, then clear the error by clearing the CREN bit.





Applications of USART Synchronous Mode

- Interfacing with shift registers to expand the number of I/O ports.
- Exchange data with other PIC18 microcontrollers

The 74LS165 Shift Register

- Has parallel inputs P7...P0 to be loaded into 74LS165 when PL is low.
- Data is shifted in from the DS pin when the PL input is high, one clock input is high, and the second clock input has a rising edge.
- Data is shifted out from Q7, which allows multiple 74LS165 to be concatenated.




Figure 9.16 74LS165 pin assigment



Table 9.4 Truth table of 74LS165

| PL | СР | | Contents | | | | | | | | Response |
|------------------|------------------|------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|-----------------------------------------------------------------------|
| | 1 | 2 | Q0 | Q1 | Q2 | Q3 | Q4 | Q5 | Q6 | Q7 | Response |
| L H H H | X L H ^ | X ↑ L H | P0 DS Q0 DS Q0 | P1 Q0 Q1 Q0 Q1 | P2 Q1 Q2 Q1 Q2 | P3 Q2 Q3 Q2 Q3 | P4 Q3 Q4 Q3 Q4 | P5 Q4 Q5 Q4 Q5 | P6 Q5 Q6 Q5 Q6 | P7 Q6 Q7 Q6 Q7 | Parallel load right shift no change right shift no change |

Example 9.9 Show the circuit connection for using one 74LS165 to add an input port to the PIC18F8720 using the USART2 in synchronous master mode. Write a subroutine to configure the USART2 properly and a subroutine to shift one byte of data assuming that the PIC18F8720 is running with a 16-MHz crystal oscillator. Assume that the user uses eight switches to set the value to be input and uses INT1 interrupt to inform the arrival of data.

Solution:

- 1. Use the synchronous master mode to interface with the 74LS165.
- 2. Configure RG2/DT2 and RG1/CK2 for input and output, respectively.
- 3. Set baud rate to 1 Mbps
- 4. Enable INT1 interrupt
- 5. Circuit connection is shown in Figure 9.17.








Figure 9.17 Circuit connection between the PIC18F8720 and 74LS165



Procedure for inputting data from 74LS165

- 1. Set up a new value to P0 to P7 using the DIP switches.
- 2. Press the debounced switch to request an interrupt using the INT1 pin.
- 3. The INT1 interrupt service routine reads in the data from the RCREG2.

```
#include <p18F8720.inc>
rcv buf
          set
                    0
                                     ; buffer to hold the received byte
                    0x00
          org
          goto
                    start
                    80x0
          org
          goto
                    hi_ISR
                    0x18
          org
          retfie
          bcf
                    TRISG,RG1,A
                                     ; configure CK2 pin for output
start
          bsf
                    TRISG,RG2,A
                                     ; configure DT2 pin for input
          call
                    open_usart2
          call
                    open INT1
forever
          nop
          bra
                    forever
```





```
; The following function configures USART2 to operate in
: synchronous master mode with baud rate set to 10**6.
open_usart2
                       movlw
                                       0x03
                       SPBRG2.A
                                       : set the shift rate to 1MHz
            movwf
            movlw
                       0x90
                                       ; set synchronous master mode
                       TXSTA2,A
            movwf
                       0x80
                                       : enable USART2 and disable
            movlw
                       RCSTA2,A
            movwf
                                       ; reception
            return
 The following subroutine configures INT1 to high priority and
 then enable its interrupt.
open_INT1 bsf
                       RCON, IPEN, A; enable priority interrupt
                       0x48
                                       ; set INT1 interrupt to high priority,
            movlw
                       INTCON3.A
                                       ; and then enable INT1 interrupt
            movwf
                       0xC0
            movlw
                                       ; enable global interrupt
                       INTCON
            movwf
            return
```





```
; The high priority interrupt service routine makes sure
; that the interrupt is caused by usart2 INT1IF and then enable
 reception by setting SPEN bit. Wait until a byte is received.
hi ISR
                    INTCON3, INT1IF, A; is interrupt caused by INT1?
          btfss
          retfie
                                        ; interrupt is not caused by INT1
                    INTCON3, INT1IF, A; clear INT1IF
          bcf
                    PORTB,RB4,A
          bcf
                                        : load data into 74LS165
          nop
          bsf
                    PORTB,RB4,A
                                        : disable new data into 74LS165
          bcf
                    PIR3,RC2IF,A
          bsf
                    RCSTA2, SREN, A
                                        ; enable single reception from USART2
          btfss
                    PIR3,RC2IF,A
                                        ; wait for the arrival of a byte
wait
                    wait
          bra
          movff
                    RCREG2,rcv buf
          retfie
          end
```





The 74LS164 Shift Register

- Has parallel outputs and two serial inputs

- Pin assignment and truth table are shown in Figure 9.18 and Table 9.5,

respectively.




Figure 9.18 74LS164 pin assigment

Table 9.5 Truth table of 74LS164

| Operating | | Inputs | Outputs | | |
|---------------|------------------|------------------|------------------|------------------|------------------------------------------|
| Mode | MR | A | В | Q0 | Q1 - Q7 |
| Reset (clear) | L | X | Х | L | L-L |
| Shift | Н Н Н Н | L L H H | L H L H | L L L H | Q0 - Q6 Q0 - Q6 Q0 - Q6 Q0 - Q6 |

Example 9.10 Show the circuit connection if you are to use one 74LS164 to add an output port to the PIC18F8720 using the USART2 module in synchronous master mode. Write a subroutine to shift out one byte of data assuming that the PIC18F8720 is running with a 16-MHz crystal oscillator. The user may uses Q7..Q0 to drive LEDs.

Solution: The circuit connection is shown in Figure 9.19. Q7...Q0 should be used as the least significant bit to the most significant bit.




Figure 9.19 Circuit connection between the PIC18F8720 and 74LS164



The following subroutine outputs the character in WREG to the USART2:

```
outc_usart2 bsf RCSTA2,SPEN ; enable USART2 port pins poll2 btfss PIR3,TX2IF,A ; is TX2IF flag set? bra poll2 movwf TXREG2,A return
```

Using the USART Synchronous Mode to Exchange Data with other PIC18 MCUs




Figure 9.20 Two PIC18s exchange data using USART synchronous mode



Enhanced USART

- Newer PIC18 devices add some enhancements to the USART port:
 - 1. Automatic baud rate detection and calibration
 - 2. Sync break reception
 - 3. 12-bit break character transmit
- 4. A baud rate control register (BAUDCONx, x = 1, or 2) is added for additional baud control
- These additional features can be used to support the LIN protocol

