


# Control Signal for Pipeline Processor



## Outline



- A pipelined datapath
- Pipelined control
- Data hazards and forwarding
- Data hazards and stalls
- Branch hazards



# **Pipeline Control**




- Three steps are needed
  - Step 1: Begin with the same control signal with single-cycle datapath control
  - Group control lines into five groups according to pipeline stage
    - Since control signals are associated with components active during a single pipeline stage
  - Set control signals during each pipeline stage



# Pipelined Datapath with Control – Step 1



#### Start with Same control signals as the single-cycle datapath







## Pipeline Control Signals- Step 2

- Group control lines into five groups according to pipeline stage
  - instruction fetch / PC increment (IF)
  - instruction decode / register fetch (ID)
  - execution / address calculation (EX)
  - memory access (M)
  - write back (WB)

Nothing to control as instruction memory read and PC write are always enabled


\_(the following table)

	Execution/Address Calculation stage control lines					Memory access stage control lines			Write-back stage control lines	
Instruction	Reg Dst	ALU Op1	ALU Op0	ALU Src	Branch	Mem Read	Mem Write	Reg write	Mem to Reg	
R-format	1	1	0	0	0	0	0	1	0	
lw	0	0	0	1	0	1	0	1	1	
sw	X	0	0	1	0	0	1	0	X	
ornouter Architectu	re and IC D	esian Lah	1	07	1	0	0	0	X	



## Pipeline Control Implementation


 Pass control signals along just like the data — extend each pipeline register to hold needed control bits for succeeding stages



 Note: The 6-bit funct field of the instruction required in the EX stage to generate ALU control can be retrieved as the 6 least significant bits of the immediate field which is sign-extended and passed from the IF/ID register to the ID/EX register



# Pipelined Datapath with Control – Step 3 \*\*\*\*\*











```
lw $10, 20($1)
```






















#### lw \$10, 20(\$1) sub \$11, \$2, \$3 and \$12, \$4, \$5 or \$13, \$6, \$7 add \$14, \$8, \$9









## Outline




- A pipelined datapath
- Pipelined control
- Data hazards and forwarding
- Data hazards and stalls
- Branch hazards



# de t

## Pipeline Hazards

- Pipeline Hazards:
  - Structural hazards, Data hazards, Control hazards
- Hazards can be resolved by waiting (add stalls/bubble)
  - pipeline control must detect the hazard
  - take action (or delay action) to resolve hazards





# Data Hazards in ALU Instructions



Consider this sequence:


```
sub $2, $1, $3
and $12, $2, $5
or $13, $6, $2
add $14, $2, $2
sw $15, 100($2)
```

- We can resolve hazards with forwarding
  - How do we detect when to forward?






### **Data Hazards**



# Three Types of Data Dependency (RAW, WAR, WAW)

RAW (read after write):

i2 tries to read operand before i1 writes it



W R R sub \$2 \$1 \$3 add \$4 \$3 \$2

W R R

- WAR (write after read):
  - i2 tries to write operand before i1 reads it

add \$4 \$2 \$3 sub \$2 \$1 \$3

— WAR is not a issue in MIPS 5-stage pipeline because all instructions take 5 stages, and reads are always in stage 2, and writes are always in stage 5, the following instruction never corrupt the previous instruction



Do not cause stall !!! WAR is not data hazard



# Types of Data Dependency (RAW, WAR, WAW)

Three types: (inst. i1 followed by inst. i2)

sub \$2 \$1 \$3

WAW (write after write):


sub \$2 \$1 \$3

i2 tries to write operand before i1 writes it

WRR

WRR


 WAW is not an issue in MIPS 5-stage pipeline because all instructions take 5 stages, and writes are always in stage 5



Do not cause stall !!!
WAW is not data hazard

Quick summary:

Three data dependency: RAW, WAR, WAR only RAW may cause data hazard in MIPS




### Exercise



 Identify the data dependency (RAW, WAW, WAR) in the following instruction

lw \$1,40(\$6) add \$6, \$2, \$2 sw \$6, 50(\$1)


```
Ans:
lw $1,40($6)
     W
        R
add $6, $2, $2
      W R R
sw $6, 50($1)
            R
  11 to 12: WAR on $6
  11 to 13: RAW on $1
  12 to 13: RAW on $6
```





## Hardware Solution: Forwarding

Idea: fetch "fresh" data as early as possible



Two steps:

Forwarding to remove hazard

Step 1: Detect data hazard:

Is the datum just produced required by the following inst.?


Step 2: Forward intermediate data to resolve hazard

If yes, then forward the requested datum to the requesting inst.

immediately.

# 成め方學


### **Data Hazards**





# Forwarding Hardware: Multiplexor Control

 Add Forwarding unit and ForwardA and ForwardB control signal to control mux (See next slides)









Mux control	Source	Explanation				
ForwardA = 00 ForwardA = 10	ID/EX EX/MEM	The first ALU operand (Rs) comes from the register file The first ALU operand is forwarded from prior ALU result				
ForwardA = 01	MEM/WB	*The first ALU operand is forwarded from data memory				
or an earlier ALU result						

ForwardB = 00 ForwardB = 10 result	ID/EX EX/MEM	The second ALU operand (Rt) comes from the register file The second ALU operand is forwarded from prior ALU
ForwardB = 01 memory	MEM/WB	*The second ALU operand is forwarded from data

or an earlier ALU result


\* Depending on the selection in the rightmost multiplexor (see datapath with control diagram)



# Detecting the Need to Forward



- Register numbers are passed along pipeline
  - e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- E.g.: ALU operand register numbers in EX stage are given by
  - ID/EX.RegisterRs, ID/EX.RegisterRt




# **Detecting Data hazard**




### Data hazards when

- 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
- 1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
- 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
- 2b. MEM/WB.RegisterRd = ID/EX.RegisterRt



Fwd from MEM/WB pipeline reg



Hazard is detected when the and is in EX stage and the sub is in MEM stage because

EX/MEM.RegisterRd = ID/EX.RegisterRs = \$2 (1a)



# Detecting EX hazard



- Forwarding is needed only if earlier instruction will write to a register!
  - Check if EX/MEM.RegWrite, MEM/WB.RegWrite is 1 and \$12, \$2, \$5
- And only if Rd for that instruction is not \$zero
  - When Rd=\$zero, result is always zero

- sub \$0, \$1, \$3 and \$12, \$0, \$5
- Check if EX/MEM.RegisterRd ≠ 0,MEM/WB.RegisterRd ≠ 0

Quick

Summary

If(EX/MEM.RegWrite and (EX/MEM.RegisterRd !=0)

and (EX/MEM.RegisterRd=ID/EX.RegisterRs)) ForwardA =10

EX hazard: If(EX/MEM.RegWrite and (EX/MEM.RegisterRd !=0)


and (EX/MEM.RegisterRd=ID/EX.RegisterRt)) ForwardB=10

If(MEM/WB.RegWrite and (MEM/WB.RegisterRd !=0)


and (MEM/WB.RegisterRd=ID/EX.RegisterRs)) ForwardA = 01

MEM hazard: If(MEM/WB.RegWrite and (MEM/WB.RegisterRd !=0)

and (MEM/WB.RegisterRd=ID/EX.RegisterRt)) ForwardB=01



# Datapath with Forwarding





## Outline



- A pipelined datapath
- Pipelined control
- Data hazards and forwarding
- Data hazards and stalls
- Branch hazards






### Load-Use Data Hazard

- One stall is needed for load-use data hazard
- => similar to add a nop (no operation) instruction


lw \$2, 20(\$1)
and \$4, \$2, \$5



lw \$2, 20(\$1)

and becomes nop

and \$4, \$2, \$5



Hazard detection unit inserts a 1-cycle bubble in the pipeline

Forward data when it is ready



# 成功方學

## Hazard Detection Logic to Stall


- Recall: lw instruction format: lw Rt, offset(Rs)
- Hardware to check if stall is needed


```
if (ID/EX.MemRead instruction in the EX stage is a load...

and ((ID/EX.RegisterRt = IF/ID.RegisterRs) // and the destination register

or (ID/EX.RegisterRt = IF/ID.RegisterRt))) // matches either source register

// of the instruction in the ID stage, then stall the pipeline
```






## How to stall the Pipeline




- Only Stall 1 clock cycle after the load
  - the forwarding unit can resolve the dependency
- How hardware stalls the pipeline 1 cycle:
  - Disable write on IF/ID register => this will cause the instruction in the ID stage to repeat, i.e., stall
  - Disable write on PC => this will cause the instruction in the IF stage to repeat, i.e., stall
  - Changes all the EX, MEM and WB control fields in the ID/EX pipeline register to 0 => , so the instruction just behind the load becomes a nop — a bubble is said to have been inserted into the pipeline




## Adding Hazard Detection Unit






Datapath with forwarding hardware, the hazard detection unit and controls wires – certain details, e.g., branching hardware are omitted to simplify the drawing


```
lw $2, 20($1)
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
```




### lw \$2, 20(\$1) and \$4, \$2, \$5 \$4, \$4, \$2 add \$9, \$4, \$2




lw \$2, 20(\$1)
and \$4, \$2, \$5
or \$4, \$4, \$2
add \$9, \$4, \$2




```
lw $2, 20($1)
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
```



```
lw $2, 20($1)
and $4, $2, $5
or $4, $4, $2
add $9, $4, $2
```



### lw \$2, 20(\$1) and \$4, \$2, \$5 or \$4, \$4, \$2 add \$9, \$4, \$2





## **Backup Slides**

