

<b>Course Name:</b>	Digital Design Laboratory	<b>Semester:</b>	III
<b>Date of Performance:</b>	30 /09 /2024	<b>Batch No:</b>	A2
<b>Faculty Name:</b>	Shivani Deosthale	<b>Roll No:</b>	16010123032
<b>Faculty Sign &amp; Date:</b>		<b>Grade/Marks:</b>	___/25

**Experiment No: 7**  
**Title: Asynchronous Counter**

**Aim and Objective of the Experiment:**

To design and implement 3 bit Asynchronous up counter using JK Flip Flop

**COs to be achieved:**


**CO3:** Design synchronous and asynchronous sequential circuits.

**Tools used:**


Trainer kits

**Theory:**

**Circuit diagram of 3 bit Asynchronous Up counter using JK FF (IC 7476)**



### Pin diagram of JK FF (IC 7476)



### Implementation Details

#### Procedure

- 1) Locate IC 7476 JK FF on Digital trainer kit
- 2) Apply various inputs to appropriate pins as per the circuit diagram of the 3 bit Asynchronous up counter with reference to the pin configuration of the IC.
- 3) Make sure of Reset and Clear Pins connections with reference to data sheet information.
- 4) Connect a pulsar switch to the clock input.
- 5) Verify the working and prepare a truth table.



5. For Mod-5 counter how many JK FFs are required?


Answer:

A mod-5 counter requires **three JK flip-flops**. This is because  $2^3 = 8$ , which is the smallest power of 2 greater than or equal to 5. Three flip-flops can represent 8 unique states (0 to 7), but only the first 5 states (0 to 4) are used in a mod-5 counter. The remaining 3 states (5 to 7) are typically ignored or reset to 0.

6. Virtual Lab for synchronous up down counter. Perform Simulation and give feedback.

[Virtual Labs \(vlabz.ac.in\)](https://vlabz.ac.in)


Answer:



The screenshot shows the Virtual Labs interface for a quiz titled "UP-DOWN counter". The interface includes a sidebar with navigation links: Pretest, Procedure, Simulation, Posttest, References, and Feedback. The main content area displays three questions:

- UP-DOWN counter is a combination of:
  - ☐ a: Latches
  - ☐ b: Flip-flops
  - ☐ c: UP counter
  - ☒ d: Up counter & down counter
- Binary counter that count incrementally and decremently is called
  - ☒ a: Up-down counter
  - ☐ b: LSI counters
  - ☐ c: Down counter
  - ☐ d: Up counter
- UP-DOWN counter is also known as
  - ☐ a: Dual counter
  - ☐ b: Multi counter
  - ☐ c: Multimode counter
  - ☒ d: None of the mentioned

At the bottom of the quiz, there is a "Submit Quiz" button and a score indicator "3 out of 3".



The screenshot shows the Virtual Labs interface for the "synchronous up down counter" experiment. The interface includes a sidebar with navigation links: Aim, Theory, Pretest, Procedure, Simulation, Posttest, References, and Feedback. The main content area displays two questions:

- In an UP-counter, each flip-flop is triggered by:
  - ☐ a: The output of the next flip-flop
  - ☒ b: The normal output of the preceding flip-flop
  - ☐ c: The clock pulse of the previous flip-flop
  - ☐ d: The inverted output of the preceding flip-flop
- In digital logic, a counter is a device which
  - ☐ a: Counts the number of outputs
  - ☒ b: Stores the number of times a particular event or process has occurred
  - ☐ c: Stores the number of times a clock pulse rises and falls
  - ☐ d: None of the Mentioned

At the bottom of the experiment page, there is a "Submit Quiz" button and a score indicator "2 out of 2".

**Conclusion:**

We successfully designed and implemented a 3 bit Asynchronous up counter using JK Flip Flop

**Signature of faculty in-charge with Date:**