


# Instruction Set

# Instruction Cycle State Diagram



# Instructions' type based on number of operands

Number of Addresses	Symbolic Representation	Interpretation
3	OP A, B, C	$A \leftarrow B \text{ OP } C$
2	OP A, B	$A \leftarrow A \text{ OP } B$
1	OP A	$AC \leftarrow AC \text{ OP } A$
0	OP	$T \leftarrow (T - 1) \text{ OP } T$

AC = accumulator

T = top of stack

(T - 1) = second element of stack

A, B, C = memory or register locations

<u>Instruction</u>		<u>Comment</u>
SUB	Y, A, B	$Y \leftarrow A - B$
MPY	T, D, E	$T \leftarrow D \times E$
ADD	T, T, C	$T \leftarrow T + C$
DIV	Y, Y, T	$Y \leftarrow Y \div T$

(a) Three-address instructions

<u>Instruction</u>		<u>Comment</u>
MOVE	Y, A	$Y \leftarrow A$
SUB	Y, B	$Y \leftarrow Y - B$
MOVE	T, D	$T \leftarrow D$
MPY	T, E	$T \leftarrow T \times E$
ADD	T, C	$T \leftarrow T + C$
DIV	Y, T	$Y \leftarrow Y \div T$

(b) Two-address instructions

<u>Instruction</u>		<u>Comment</u>
LOAD	D	$AC \leftarrow D$
MPY	E	$AC \leftarrow AC \times E$
ADD	C	$AC \leftarrow AC + C$
STOR	Y	$Y \leftarrow AC$
LOAD	A	$AC \leftarrow A$
SUB	B	$AC \leftarrow AC - B$
DIV	Y	$AC \leftarrow AC \div Y$
STOR	Y	$Y \leftarrow AC$

(c) One-address instructions

Programs to Execute  $Y = \frac{A - B}{C + (D \times E)}$

# Types of Operands

Machine instructions operate on data. The most important general categories of data are

- Addresses
- Numbers
- Characters
- Logical data- bit-oriented view

# Types of Operations

The number of different opcodes varies widely from machine to machine. However, the same general types of operations are found on all machines. A useful and typical categorization is the following:

- Data transfer
- Arithmetic
- Logical
- Conversion
- I/O
- System control
- Transfer of control

# Processor Actions for Various Types of Operations

Data transfer	Transfer data from one location to another
	If memory is involved: Determine memory address Perform virtual-to-actual-memory address transformation Check cache Initiate memory read/write
Arithmetic	May involve data transfer, before and/or after
	Perform function in ALU
	Set condition codes and flags
Logical	Same as arithmetic
Conversion	Similar to arithmetic and logical. May involve special logic to perform conversion
Transfer of control	Update program counter. For subroutine call/return, manage parameter passing and linkage
I/O	Issue command to I/O module
	If memory-mapped I/O, determine memory-mapped address



Data transfer	Move (transfer)	Transfer word or block from source to destination
	Store	Transfer word from processor to memory
	Load (fetch)	Transfer word from memory to processor
	Exchange	Swap contents of source and destination
	Clear (reset)	Transfer word of 0s to destination
	Set	Transfer word of 1s to destination
	Push	Transfer word from source to top of stack
	Pop	Transfer word from top of stack to destination
Arithmetic	Add	Compute sum of two operands
	Subtract	Compute difference of two operands
	Multiply	Compute product of two operands
	Divide	Compute quotient of two operands
	Absolute	Replace operand by its absolute value
	Negate	Change sign of operand
	Increment	Add 1 to operand
	Decrement	Subtract 1 from operand



Logical	AND	Perform logical AND
	OR	Perform logical OR
	NOT	(complement) Perform logical NOT
	Exclusive-OR	Perform logical XOR
	Test	Test specified condition; set flag(s) based on outcome
	Compare	Make logical or arithmetic comparison of two or more operands; set flag(s) based on outcome
	Set Control Variables	Class of instructions to set controls for protection purposes, interrupt handling, timer control, etc.
	Shift	Left (right) shift operand, introducing constants at end
	Rotate	Left (right) shift operand, with wraparound end

# Examples of Shift and Rotate Operations

Input	Operation	Result
10100110	Logical right shift (3 bits)	00010100
10100110	Logical left shift (3 bits)	00110000
10100110	Arithmetic right shift (3 bits)	11110100
10100110	Arithmetic left shift (3 bits)	10110000
10100110	Right rotate (3 bits)	11010100
10100110	Left rotate (3 bits)	00110101

Transfer of control

Jump (branch)	Unconditional transfer; load PC with specified address
Jump Conditional	Test specified condition; either load PC with specified address or do nothing, based on condition
Jump to Subroutine	Place current program control information in known location; jump to specified address
Return	Replace contents of PC and other register from known location
Execute	Fetch operand from specified location and execute as instruction; do not modify PC
Skip	Increment PC to skip next instruction
Skip Conditional	Test specified condition; either skip or do nothing based on condition
Halt	Stop program execution
Wait (hold)	Stop program execution; test specified condition repeatedly; resume execution when condition is satisfied
No operation	No operation is performed, but program execution is continued



Input/output	Input (read)	Transfer data from specified I/O port or device to destination (e.g., main memory or processor register)
	Output (write)	Transfer data from specified source to I/O port or device
	Start I/O	Transfer instructions to I/O processor to initiate I/O operation
	Test I/O	Transfer status information from I/O system to specified destination
Conversion	Translate	Translate values in a section of memory based on a table of correspondences
	Convert	Convert the contents of a word from one form to another (e.g., packed decimal to binary)

# Branch Instructions

- Branch Instructions
  - Equivalently known as jump instruction
  - One of its operands is the address of the next instruction to be executed
  - **Conditional or Unconditional Branch**


BRP X    Branch to location X if result is positive.

BRN X    Branch to location X if result is negative.

BRZ X    Branch to location X if result is zero.

BRO X    Branch to location X if overflow occurs.

# Branch Instructions- Examples






# Skip Instructions


- The skip instruction includes an implied address.
  - The skip implies that one instruction be skipped
  - The implied address equals the address of the next instruction plus one instruction length
    - 301
    - .
    - .
    - .
    - 309 ISZ R1
    - 310 BR 301
    - 311

# Procedure call instructions


- A procedure is a self-contained computer program that is incorporated into a larger program. It facilitates the programmer with economy and modularity.
  - When invoked, the processor is instructed to go and execute the entire procedure and then return to the point from which the call took place.
    - **call** - branches from the present location to the procedure
    - **return**- returns from the procedure to the place from which it was called.
- (Both of these are forms of branching instructions.)




(a) Calls and returns




(b) Execution sequence




Control unit of basic computer.



(a) Memory – reference instruction



(b) Register – reference instruction




(c) Input – output instruction

Basic computer instruction formats.

Symbol	Hexadecimal code		Description
	$I = 0$	$I = 1$	
AND	0xxx	8xxx	AND memory word to $AC$
ADD	1xxx	9xxx	Add memory word to $AC$
LDA	2xxx	Axxx	Load memory word to $AC$
STA	3xxx	Bxxx	Store content of $AC$ in memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	7800		Clear $AC$
CLE	7400		Clear $E$
CMA	7200		Complement $AC$
CME	7100		Complement $E$
CIR	7080		Circulate right $AC$ and $E$
CIL	7040		Circulate left $AC$ and $E$
INC	7020		Increment $AC$
SPA	7010		Skip next instruction if $AC$ positive
SNA	7008		Skip next instruction if $AC$ negative
SZA	7004		Skip next instruction if $AC$ zero
SZE	7002		Skip next instruction if $E$ is 0
HLT	7001		Halt computer
INP	F800		Input character to $AC$
OUT	F400		Output character from $AC$
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt on
IOF	F040		Interrupt off

## Basic Computer Instructions





Flowchart for instruction cycle (initial configuration).

# Memory-Reference Instructions

Symbol	Operation decoder	Symbolic description
AND	$D_0$	$AC \leftarrow AC \wedge M[AR]$
ADD	$D_1$	$AC \leftarrow AC + M[AR], E \leftarrow C_{\text{out}}$
LDA	$D_2$	$AC \leftarrow M[AR]$
STA	$D_3$	$M[AR] \leftarrow AC$
BUN	$D_4$	$PC \leftarrow AR$
BSA	$D_5$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	$D_6$	$M[AR] \leftarrow M[AR] + 1,$ If $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

Memory-Reference Instructions

# Register-Reference Instructions

---

$D_7I'T_3 = r$  (common to all register-reference instructions)

$IR(i) = B_i$  [bit in  $IR(0-11)$  that specifies the operation]

	$r:$	$SC \leftarrow 0$	Clear $SC$
CLA	$rB_{11}:$	$AC \leftarrow 0$	Clear $AC$
CLE	$rB_{10}:$	$E \leftarrow 0$	Clear $E$
CMA	$rB_9:$	$AC \leftarrow \overline{AC}$	Complement $AC$
CME	$rB_8:$	$E \leftarrow \overline{E}$	Complement $E$
CIR	$rB_7:$	$AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	Circulate right
CIL	$rB_6:$	$AC \leftarrow \text{shl } AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	Circulate left
INC	$rB_5:$	$AC^* \rightarrow AC + 1$	Increment $AC$
SPA	$rB_4:$	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$	Skip if positive
SNA	$rB_3:$	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$	Skip if negative
SZA	$rB_2:$	If $(AC = 0)$ then $PC \leftarrow PC + 1$	Skip if $AC$ zero
SZE	$rB_1:$	If $(E = 0)$ then $(PC \leftarrow PC + 1)$	Skip if $E$ zero
HLT	$rB_0:$	$S \leftarrow 0$ ( $S$ is a start-stop flip-flop)	Halt computer

---

Execution of Register-Reference Instructions

# Input–Output Instructions

---


$D_7IT_3 = p$  (common to all input–output instructions)

$IR(i) = B_i$  [bit in  $IR(6-11)$  that specifies the instruction]

	$p$ :	$SC \leftarrow 0$	Clear $SC$
INP	$pB_{11}$ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input character
OUT	$pB_{10}$ :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output character
SKI	$pB_9$ :	If $(FGI = 1)$ then $(PC \leftarrow PC + 1)$	Skip on input flag
SKO	$pB_8$ :	If $(FGO = 1)$ then $(PC \leftarrow PC + 1)$	Skip on output flag
ION	$pB_7$ :	$IEN \leftarrow 1$	Interrupt enable on
IOF	$pB_6$ :	$IEN \leftarrow 0$	Interrupt enable off

---

# Input-Output Configuration



- The serial information from the keyboard is shifted into the input register INPR.
- The serial information for the printer is stored in the output register OUTR.
- The transmitter interface receives serial information from the keyboard and transmits it to INPR.
- The receiver interface receives information from OUTR and sends it to the printer serially

# Input-Operation cont

- The input register INPR consists of eight bits and holds an alphanumeric input information. The 1-bit input flag FGI is a control flip-flop.
- The flag bit is set to 1 when new information is available in the input device and is cleared to 0 when the information is accepted by the computer.
- The output register OUTR works similarly but the direction of information flow is reversed. Initially, the output flag FGO is set to 1. The computer checks the flag bit; if it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleared to 0.
- The output device accepts the coded information, prints the corresponding character, and when the operation is completed, it sets FGO to 1.



H

•

H

•

H

•