ES203 Digital Systems Project

Verilog Code Generator

Submitted to:-Prof. Joycee Mekie Submitted by-

Akshat Mangal | 17110010 Gaurav Sonkusle | 17110055 Mohamed Shamir | 17110084 Mohmmad Aslam | 17110086


Motivation:

- Writing hardware code is time-consuming.
- Verilog Code generated for various modules can be used effectively to fasten the programming.





Our Project:



Modules Implemented:

1. Counters

- Up Counter
- Down Counter
- Johnson Counter
- Ring Counter
- Custom Counter

3. Flip Flops

- D Flip Flop
- JK Flip Flop
- SR Flip Flop
- T Flip Flop

2. Registers

- · SISO
- · PISO
- · PIPO
- Shift Registers
- Circular Registers


4. Floating Point Arithmetic Operation Units

- Addition
- Subtraction
- Multiplication
- Division

5. FSM

State Table to Verilog


Project Timeline:



Project Website URL

"https://python-verilog-gen.herokuapp.com/"

Addition:



Single Precision - 32 bit input



Example for 10-bit addition:

In which 1st bit represent sign, next 5 bit for Mantissa and last 4 bits for exponent


We need to make sure that the exponent of the numbers should be same. Then we perform addition on the numbers

Verilog Code:

```
SV/Verilog Design
1 module Floating_adder(a,b,sum);
     input [31:0] a,b;
    output [31:0] sum;
     wire sign a, sign b;
     reg sign_sum;
     wire [7:0] exp_a, exp_b, exp_sum, exp_diff;
     reg [22:0] mat_a, mat_b;
     reg [23:0] mat_sum;
     assign sign a = a[31];
10
11
     assign sign_b = b[31];
12
     assign exp_a = a[30:23];
     assign exp_b = b[30:23];
13
14
15
     assign exp_sum = (exp_a>=exp_b)? exp_a:exp_b;
     assign exp diff = (exp a>=exp b)? (exp a-exp b):(exp b-
   exp_a);
17
18
     always @(a) begin
       mat a = a[22:0];
19
20
       mat b = b[22:0];
21
22
       if (exp a>exp b && exp diff>0) begin
23
         mat b = \{1'b1, mat b[22:1]\};
         for (int i=1; i<exp_diff; i=i+1) begin
24
           mat_b = \{1'b0, mat_b[22:1]\};
25
26
         end
27
       end
28
       else if (exp_b>exp_a && exp_diff>0) begin
29
         mat a = \{1'b1, mat \ a[22:1]\};
         for (int i=1; i<exp_diff; i=i+1) begin
30
           mat_a = \{1'b0, mat_a[22:1]\};
31
32
         end
33
       end
```

```
if (sign_a==sign_b) begin
36
         sign_sum = sign_a;
37
         mat sum = mat a+mat b;
39
       end
       else if (mat_a>mat_b) begin
           sign sum = sign a;
           mat sum = mat a-mat b;
43
         end
       else begin
           sign_sum = sign_b;
           mat sum = mat b-mat a;
       end
48
     end
49
50
     assign sum = {sign_sum,exp_sum,mat_sum[22:0]};
51
52 endmodule
```

Multiplication:



Steps Involved:

- 1. Sign Bit of result = XOR (S1,S2)
- 2. Multiply Mantissa
 - We need to add "1" in the left end of the mantissa to each of the inputs.
 - Multiply the two mantissa.
 - Round off the result: One digit at the ones place. By increasing the power of exponents.
- 3. Exponents: exponent 1 + exponent 2 + the extra exponent bias
- 4. Final result:{signbit,exponent,mantissa}

Single Precision - 32 bit input




Verilog Code:

```
module multiplier(a,b,c);
     input [31:0] a;
     input [31:0] b;
     output [32:0] c;
     wire S1, S2, S result;
     reg[23:0]mantissa1, mantissa2;
     reg [47:0]result mantissa;
     reg temp_exp;
     reg[7:0] exponent1;
11
     reg[7:0] exponent2;
     reg[7:0] result exponent;
12
13
14
     assign S1 = a[31];
15
     assign S2 = b[31];
16
     xor(S result, S1, S2);
17
18
     assign mantissa1 = {1'b1, a[22:0]};
     assign mantissa2 = {1'b1, b[22:0]};
19
     assign exponent1 = a[30:23];
20
     assign exponent2 = b[30:23];
21
22
23
24
```

```
always@(a,b)
28
    // Dealing with Mantissa
29
       begin
         result mantissa = mantissa1*mantissa2;
     if (result mantissa[47]==0) begin
32
       temp exp = 1'b0;
33
     end
35
     else begin
       temp exp = 1'b1;
       result mantissa = result mantissa>>1;
     end
39
     end
     // Dealing with the exponents
     assign result exponent = exponent1+exponent2-127+temp exp;
43
46
    // Final Result
     assign c= {S_result, result_exponent, result_mantissa[45:22]};
48 endmodule
```

Division:



Steps Involved:

- 1. Sign Bit of result = XOR (S1,S2)
- Exponent bit of result = Exponent1-Exponent2+bias (bias = 127)
- Divide Mantissa
 - We need to add "1" in the left end of the mantissa to each of the inputs.
 - Divide the two mantissa.
 - Round off the result: One digit at the ones place. By increasing the power of exponents.
- 4. Final result:{signbit,exponent,mantissa}

X3 (result) = (Sign_result,Exponent_result,Mantissa_result)
S3 E3 M3

1.11100000000000000000

1.M3

Verilog Code:

```
1 module floating_divider(a,b,c);
    input [31:0] a;
    input [31:0] b;
    output [31:0] c;
    wire S1, S2, S result;
    reg[23:0] mantissa1, mantissa2;
    req [23:0]result mantissa;
    reg[7:0] exponent1;
    reg[7:0] exponent2;
10
    reg[7:0] result_exponent;
    reg [23:0] temp, remainder;
    int counter=0;
13
    int i=23;
14
15
    assign S1 = a[31];
     assign S2 = b[31];
     assign S result = S1^S2;
     assign mantissa1 = {1'b1, a[22:0]};
     assign mantissa2 = {1'b1, b[22:0]};
19
    assign exponent1 = a[30:23];
20
     assign exponent2 = b[30:23];
     assign result exponent = exponent1-exponent2+127;
23
24
     always@(a) begin
25
      result mantissa = mantissa1/mantissa2;
26
      while(result_mantissa[i]!=1'b1) begin
         i = i-1;
         counter = counter+1;
29
       end
```


```
temp = mantissa1/mantissa2;
31
32
       remainder = mantissa1 - temp*mantissa2;
33
34
       for (int j=0; j<=counter; j=j+1) begin
         if (remainder>0) begin
           remainder = remainder*2;
           temp = remainder/mantissa2;
           if (temp>0) begin
             result_mantissa = {result_mantissa[22:0],1'b1};
             remainder = remainder - temp*mantissa2;
           end
           else
             result_mantissa = {result_mantissa[22:0],1'b0};
         end
         else
           break;
       end
       while(result_mantissa[23]!=1'b1) begin
         result_mantissa = {result_mantissa[22:0],1'b0};
50
51
      end
52
    end
53
    assign c = {S result, result exponent, result mantissa[22:0]};
55
  endmodule
```

Live Demo:

Live Demo

Any Questions!

1. Up Counter:




```
23 module synJKcounter(Q,Qbar,clk,reset);
     input clk, reset;
     output [3:0] Q, Qbar;
     JKff a1 (reset, clk, 1, 1, Q[0], Qbar[0]);
29
     wire a;
     assign a = Q[0];
     JKff a2 (reset, clk, a, a, Q[1], Qbar[1]);
34
     wire b;
     assign b = a&0[1];
     JKff a3 (reset, clk, b, b, Q[2], Qbar[2]);
37
     wire c;
     assign c = b&0[2];
     JKff a4 (reset,clk,c,c,Q[3],Qbar[3]);
41
43 endmodule
```

```
module JKff(reset,clk,j,k,q,qnot);
     input reset, clk, j, k;
     output reg q;
     output qnot;
     assign qnot = ~q;
     always @(posedge clk)
       if (reset)
         q <= 0;
       else
         if (j==0 & k==0)
           q<=q;
         else if (j==0 & k==1)
           q<=0;
         else if (j==1 & k==0)
           q<=1;
         else if (j==1 & k==1)
19
           q<=~q;
21 endmodule
```

1. Up Counter:


• Validating the Code:

```
module synJKcounter_tb;
     reg clk, reset;
     wire [3:0] Q, Qbar;
     synJKcounter Instance (Q, Qbar, clk, reset);
     initial begin
      clk = 0;
      reset = 1;
       #25;
      reset = 0;
      #400;
      $finish;
     end
     always #5 clk = ~clk;
17
    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(1);
21
     end
23 endmodule
```



16

2. Down Counter:




```
module JKff(reset,clk,j,k,q,qnot);
    input reset, clk, j, k;
    output reg q;
    output qnot;
    assign qnot = ~q;
    always @(posedge clk)
      if (reset)
        q <= 0;
11
       else
        if (j==0 & k==0)
        else if (j==0 & k==1)
14
          q<=0;
         else if (j==1 & k==0)
          q<=1;
         else if (j==1 & k==1)
18
19
          q<=~q;
21 endmodule
23 module synJKcounter(Q,Qbar,clk,reset);
     parameter n = 4;
    input clk, reset;
     output [n-1:0] Q, Qbar;
     JKff a1 (reset, clk, 1, 1, Qbar[0], Q[0]);
30
31
     wire w1;
     assign w1 = Qbar[0];
     JKff a2 (reset, clk, w1, w1, Qbar[1], Q[1]);
35
     wire w2;
    assign w2 = w1&Qbar[1];
     JKff a3 (reset, clk, w2, w2, Qbar[2], Q[2]);
     wire w3;
    assign w3 = w2&Qbar[2];
                                                               17
     JKff a4 (reset, clk, w3, w3, Qbar[3], Q[3]);
42 endmodule
                                Python Verilog Code Generator
```

2. Down Counter:

• Validating the Code:


```
module synJKcounter_tb;
    reg clk, reset;
    wire [3:0] Q, Qbar;
    synJKcounter Instance (Q, Qbar, clk, reset);
    initial begin
      clk = 0;
      reset = 1;
      #25;
      reset = 0;
      #400;
      $finish;
    end
    always #5 clk = ~clk;
    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(1);
21
    end
23 endmodule
```



18

Python Verilog Code Generator

3. Johnson Counter:




```
module Dff(reset,clk,D,q,qnot);
     input reset, clk, D;
     output reg q;
     output qnot;
     assign qnot = ~q;
     always @(posedge clk)
       if (reset)
         q <= 0;
       else
         if (D==0)
           q<=0;
         else if (D==1)
15
           q<=1;
16
17 endmodule
19 module johnsoncounter(Q,Qbar,clk,reset);
20
21
     input clk, reset;
     output [3:0] Q, Qbar;
23
     Dff a1 (reset,clk,Q[1],Q[0],Qbar[0]);
     Dff a2 (reset, clk, Q[2], Q[1], Qbar[1]);
     Dff a3 (reset,clk,Q[3],Q[2],Qbar[2]);
     Dff a4 (reset, clk, Qbar[0], Q[3], Qbar[3]);
29 endmodule
```

3. Johnson Counter:


• Validating the Code:

```
module johnsoncounter_tb;
    reg clk, reset;
    wire [3:0] Q, Qbar;
    johnsoncounter Instance (Q, Qbar, clk, reset);
    initial begin
      clk = 0;
      reset = 1;
      #25;
      reset = 0;
      #400;
      $finish;
    end
    always #5 clk = ~clk;
    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(1);
    end
23 endmodule
```



20

4. Ring Counter:




```
module ringcounter(Q,clk,reset);
parameter n=4;
input clk,reset;
output reg [n-1:0] Q;

always @(posedge clk)
   if (reset)
      Q <= 1;
   else begin
      Q[n-1]<=Q[0];
   for (int i=0; i<n-1; i=i+1) begin
      Q[i] <= Q[i+1];
   end
end
end
end
end
endmodule</pre>
```

4. Ring Counter:

• Validating the Code:

```
module ringcounter_tb;
     reg clk, reset;
    wire [3:0] Q;
    ringcounter Instance (Q, clk, reset);
    initial begin
      clk = 0;
      reset = 1;
      #25;
      reset = 0;
      #400;
      $finish;
    end
    always #5 clk = ~clk;
    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(1);
    end
23 endmodule
```



Flip Flops

- 1. JK FF
- 2. D Flip Flop
- 3. SR Flip Flop
- 4. T Flip Flop

Registers

- 1. SISO
- 2. PISO
- 3. PIPO
- 4. Shift Registers
- 5. Circular Registers

Week 3

Floating Point Arithmetic Unit

Operations:

- 1. Addition
- 2. Subtraction
- 3. Multiplication
- 4. Division