

ES203 Digital Systems Project

Verilog Code Generator

Submitted to:-
Prof. Joycee Mekie

Submitted by-

Akshat Mangal | 17110010


Gaurav Sonkusle | 17110055

Mohamed Shamir | 17110084


Mohmmad Aslam | 17110086

Motivation:

- Writing hardware code is time-consuming.
- Verilog Code generated for various modules can be used effectively to fasten the programming.



Our Project:



Modules Implemented:

1. Counters

- Up Counter
- Down Counter
- Johnson Counter
- Ring Counter
- Custom Counter

3. Flip Flops

- D Flip Flop
- JK Flip Flop
- SR Flip Flop
- T Flip Flop

2. Registers

- SISO
- PISO
- PIPO
- Shift Registers
- Circular Registers


4. Floating Point Arithmetic Operation Units

- Addition
- Subtraction
- Multiplication
- Division

5. FSM

- State Table to Verilog


Project Timeline:



Project Website URL

<https://python-verilog-gen.herokuapp.com/>

Addition:



Single Precision - 32
bit input

$$1.2345 = \underbrace{12345}_{\text{Mantissa}} \times 10^{-4}$$

Exponent

Example for 10-bit addition:

In which 1st bit represent sign, next 5 bit for Mantissa and last 4 bits for exponent

010000 0011 -> first no. ($2^3 * 0.10000 = 100.00 = 4$)

010010 0010 -> second no. ($2^2 * 0.10010 = 2^3 * 0.01001 = 10.01 = 2.25$)

We need to make sure that the exponent of the numbers should be same.
Then we perform addition on the numbers

$0.10000 + 0.01001 = 0.11001 * 2^3 = 110.01 = 6.25$

Sum = 011001 0011


Verilog Code:

SV/Verilog Design

```
1 module Floating_adder(a,b,sum);
2   input [31:0] a,b;
3   output [31:0] sum;
4   wire sign_a, sign_b;
5   reg sign_sum;
6   wire [7:0] exp_a,exp_b,exp_sum,exp_diff;
7   reg [22:0] mat_a,mat_b;
8   reg [23:0] mat_sum;
9
10  assign sign_a = a[31];
11  assign sign_b = b[31];
12  assign exp_a = a[30:23];
13  assign exp_b = b[30:23];
14
15  assign exp_sum = (exp_a>exp_b)? exp_a:exp_b;
16  assign exp_diff = (exp_a>exp_b)? (exp_a-exp_b):(exp_b-
17  exp_a);
18
19  always @(a) begin
20    mat_a = a[22:0];
21    mat_b = b[22:0];
22
23    if (exp_a>exp_b && exp_diff>0) begin
24      mat_b = {1'b1,mat_b[22:1]};
25      for (int i=1; i<exp_diff; i=i+1) begin
26        mat_b = {1'b0,mat_b[22:1]};
27      end
28    else if (exp_b>exp_a && exp_diff>0) begin
29      mat_a = {1'b1,mat_a[22:1]};
30      for (int i=1; i<exp_diff; i=i+1) begin
31        mat_a = {1'b0,mat_a[22:1]};
32      end
33    end
```

```
35   if (sign_a==sign_b) begin
36     sign_sum = sign_a;
37     mat_sum = mat_a+mat_b;
38
39   end
40   else if (mat_a>mat_b) begin
41     sign_sum = sign_a;
42     mat_sum = mat_a-mat_b;
43   end
44   else begin
45     sign_sum = sign_b;
46     mat_sum = mat_b-mat_a;
47   end
48 end
49
50 assign sum = {sign_sum,exp_sum,mat_sum[22:0]};
51
52 endmodule
```


Multiplication:



Single Precision - 32
bit input

$$1.2345 = \underbrace{12345}_{\text{Mantissa}} \times 10^{\underbrace{-4}_{\text{Exponent}}}$$

Steps Involved:


1. Sign Bit of result = XOR (S1,S2)
2. Multiply Mantissa
 - We need to add "1" in the left end of the mantissa to each of the inputs.
 - Multiply the two mantissa.
 - Round off the result: One digit at the ones place. By increasing the power of exponents.
3. Exponents: exponent 1 + exponent 2 + the extra exponent - bias
4. Final result:{signbit,exponent,mantissa}

Verilog Code:

```
1 module multiplier(a,b,c);
2
3   input [31:0] a;
4   input [31:0] b;
5   output [32:0] c;
6   wire S1,S2,S_result;
7   reg[23:0] mantissa1,mantissa2;
8   reg [47:0] result_mantissa;
9   reg temp_exp;
10  reg[7:0] exponent1;
11  reg[7:0] exponent2;
12  reg[7:0] result_exponent;
13
14
15  assign S1 = a[31];
16  assign S2 = b[31];
17  xor(S_result,S1,S2);
18  assign mantissa1 = {1'b1,a[22:0]};
19  assign mantissa2 = {1'b1,b[22:0]};
20  assign exponent1 = a[30:23];
21  assign exponent2 = b[30:23];
22
23
24
```

```
26   always@(a,b)
27
28   // Dealing with Mantissa
29   begin
30       result_mantissa = mantissa1*mantissa2;
31       if (result_mantissa[47]==0) begin
32           temp_exp = 1'b0;
33       end
34
35       else begin
36           temp_exp = 1'b1;
37           result_mantissa = result_mantissa>>1;
38       end
39   end
40
41   // Dealing with the exponents
42   assign result_exponent = exponent1+exponent2-127+temp_exp;
43
44
45   // Final Result
46   assign c= {S_result,result_exponent,result_mantissa[45:22]};
47
48 endmodule
```

Division:



Steps Involved:

1. Sign Bit of result = XOR (S1,S2)
2. Exponent bit of result = Exponent1-Exponent2+bias (bias = 127)
3. Divide Mantissa
 - We need to add "1" in the left end of the mantissa to each of the inputs.
 - Divide the two mantissa.
 - Round off the result: One digit at the ones place. By increasing the power of exponents.
4. Final result:{signbit,exponent,mantissa}

$$X1 = 127.03125$$

$$X2 = 16.937500$$

$$X3 = X1/X2 = 7.5 \text{ (in decimal form)}$$

	S1	E1	M1
X1 =	0	10000101	111111000010000000000000
	S2	E2	M2
X2 =	0	10000011	000011110000000000000000

$$\text{Sign_result} = \text{XOR}(S1, S2) = 0$$

$$\text{Exponent_result} = E1 - E2 + \text{bias} = 133 - 131 + 127 = 129$$

$$= 10000001$$

$$\text{Mantissa result} = 1.M1 / 1.M2 = 1.M3$$

$$\begin{array}{r} 1.111111000010000000000000 \quad (1.M1) \\ \div 1.000011110000000000000000 \quad (1.M2) \\ \hline 1.111000000000000000000000 \quad \mathbf{1.M3} \end{array}$$

$$X3 \text{ (result)} = (\text{Sign_result}, \text{Exponent_result}, \text{Mantissa_result})$$

	S3	E3	M3
X3 =	0	10000001	111000000000000000000000

Verilog Code:

```
1 module floating_divider(a,b,c);
2   input [31:0] a;
3   input [31:0] b;
4   output [31:0] c;
5   wire S1,S2,S_result;
6   reg[23:0] mantissa1,mantissa2;
7   reg [23:0] result_mantissa;
8   reg[7:0] exponent1;
9   reg[7:0] exponent2;
10  reg[7:0] result_exponent;
11  reg [23:0] temp, remainder;
12  int counter=0;
13  int i=23;
14
15  assign S1 = a[31];
16  assign S2 = b[31];
17  assign S_result = S1^S2;
18  assign mantissa1 = {1'b1,a[22:0]};
19  assign mantissa2 = {1'b1,b[22:0]};
20  assign exponent1 = a[30:23];
21  assign exponent2 = b[30:23];
22  assign result_exponent = exponent1-exponent2+127;
23
24  always@(a) begin
25    result_mantissa = mantissa1/mantissa2;
26    while(result_mantissa[i]!=1'b1) begin
27      i = i-1;
28      counter = counter+1;
29    end
```

```
31    temp = mantissa1/mantissa2;
32    remainder = mantissa1 - temp*mantissa2;
33
34    for (int j=0; j<=counter; j=j+1) begin
35      if (remainder>0) begin
36        remainder = remainder*2;
37        temp = remainder/mantissa2;
38        if (temp>0) begin
39          result_mantissa = {result_mantissa[22:0],1'b1};
40          remainder = remainder - temp*mantissa2;
41        end
42        else
43          result_mantissa = {result_mantissa[22:0],1'b0};
44      end
45      else
46        break;
47    end
48
49    while(result_mantissa[23]!=1'b1) begin
50      result_mantissa = {result_mantissa[22:0],1'b0};
51    end
52  end
53
54  assign c = {S_result,result_exponent,result_mantissa[22:0]};
55
56 endmodule
```




Live Demo

Any Questions!

Implementation:

1. Up Counter:



```
23 module synJKcounter(Q,Qbar,clk,reset);
24
25     input clk,reset;
26     output [3:0] Q,Qbar;
27
28     JKff a1 (reset,clk,1,1,Q[0],Qbar[0]);
29
30     wire a;
31     assign a = Q[0];
32     JKff a2 (reset,clk,a,a,Q[1],Qbar[1]);
33
34     wire b;
35     assign b = a&Q[1];
36     JKff a3 (reset,clk,b,b,Q[2],Qbar[2]);
37
38     wire c;
39     assign c = b&Q[2];
40     JKff a4 (reset,clk,c,c,Q[3],Qbar[3]);
41
42
43 endmodule
```


```
1 module JKff(reset,clk,j,k,q,qnot);
2     input reset,clk,j,k;
3     output reg q;
4     output qnot;
5
6     assign qnot = ~q;
7
8     always @(posedge clk)
9         if (reset)
10             q <= 0;
11         else
12             if (j==0 & k==0)
13                 q<=q;
14             else if (j==0 & k==1)
15                 q<=0;
16             else if (j==1 & k==0)
17                 q<=1;
18             else if (j==1 & k==1)
19                 q<=~q;
20
21 endmodule
```

Implementation:

1. Up Counter:


- Validating the Code:

```
1 module synJKcounter_tb;
2   reg clk,reset;
3   wire [3:0] Q, Qbar;
4
5   synJKcounter Instance (Q, Qbar, clk,reset);
6
7   initial begin
8
9     clk = 0;
10    reset = 1;
11    #25;
12    reset = 0;
13    #400;
14    $finish;
15  end
16  always #5 clk = ~clk;
17
18  initial begin
19    $dumpfile("dump.vcd");
20    $dumpvars(1);
21  end
22
23 endmodule
24
```



Implementation:

2. Down Counter:




```
1 module JKff(reset,clk,j,k,q,qnot);
2   input reset,clk,j,k;
3   output reg q;
4   output qnot;
5
6   assign qnot = ~q;
7
8   always @(posedge clk)
9     if (reset)
10      q <= 0;
11    else
12      if (j==0 & k==0)
13        q<=q;
14      else if (j==0 & k==1)
15        q<=0;
16      else if (j==1 & k==0)
17        q<=1;
18      else if (j==1 & k==1)
19        q<=~q;
20
21 endmodule
22
23 module synJKcounter(Q,Qbar,clk,reset);
24
25   parameter n = 4;
26   input clk,reset;
27   output [n-1:0] Q,Qbar;
28
29   JKff a1 (reset,clk,1,1,Qbar[0],Q[0]);
30
31   wire w1;
32   assign w1 = Qbar[0];
33   JKff a2 (reset,clk,w1,w1,Qbar[1],Q[1]);
34
35   wire w2;
36   assign w2 = w1&Qbar[1];
37   JKff a3 (reset,clk,w2,w2,Qbar[2],Q[2]);
38
39   wire w3;
40   assign w3 = w2&Qbar[2];
41   JKff a4 (reset,clk,w3,w3,Qbar[3],Q[3]);
42 endmodule
```

Implementation:

2. Down Counter:

- Validating the Code:

```
1 module synJKcounter_tb;
2   reg clk,reset;
3   wire [3:0] Q, Qbar;
4
5   synJKcounter Instance (Q, Qbar, clk,reset);
6
7   initial begin
8
9     clk = 0;
10    reset = 1;
11    #25;
12    reset = 0;
13    #400;
14    $finish;
15  end
16  always #5 clk = ~clk;
17
18  initial begin
19    $dumpfile("dump.vcd");
20    $dumpvars(1);
21  end
22
23 endmodule
24
```



Implementation:

3. Johnson Counter:

Verilog Code Generator Home Modules

Down Counter

No. of bits:

Choose a type of implementation: Structural ▾

© ES 203: Digital Systems Project


```
1 module Dff(reset,clk,D,q,qnot);
2   input reset,clk,D;
3   output reg q;
4   output qnot;
5
6   assign qnot = ~q;
7
8   always @(posedge clk)
9     if (reset)
10      q <= 0;
11    else
12      if (D==0)
13        q<=0;
14      else if (D==1)
15        q<=1;
16
17 endmodule
18
19 module johnsoncounter(Q,Qbar,clk,reset);
20
21   input clk,reset;
22   output [3:0] Q,Qbar;
23
24   Dff a1 (reset,clk,Q[1],Q[0],Qbar[0]);
25   Dff a2 (reset,clk,Q[2],Q[1],Qbar[1]);
26   Dff a3 (reset,clk,Q[3],Q[2],Qbar[2]);
27   Dff a4 (reset,clk,Qbar[0],Q[3],Qbar[3]);
28
29 endmodule
```

Implementation:

3. Johnson Counter:


- Validating the Code:

```
1 module johnsoncounter_tb;  
2   reg clk,reset;  
3   wire [3:0] Q, Qbar;  
4  
5   johnsoncounter Instance (Q, Qbar, clk,reset);  
6  
7   initial begin  
8  
9     clk = 0;  
10    reset = 1;  
11    #25;  
12    reset = 0;  
13    #400;  
14    $finish;  
15  end  
16  always #5 clk = ~clk;  
17  
18  initial begin  
19    $dumpfile("dump.vcd");  
20    $dumpvars(1);  
21  end  
22  
23 endmodule  
24
```



Implementation:

4. Ring Counter:




```
1 module ringcounter(Q,clk,reset);
2     parameter n=4;
3     input clk,reset;
4     output reg [n-1:0] Q;
5
6     always @(posedge clk)
7         if (reset)
8             Q <= 1;
9         else begin
10             Q[n-1]<=Q[0];
11             for (int i=0; i<n-1; i=i+1) begin
12                 Q[i] <= Q[i+1];
13             end
14         end
15 endmodule
```

Implementation:

4. Ring Counter:

- Validating the Code:

```
1 module ringcounter_tb;  
2   reg clk,reset;  
3   wire [3:0] Q;  
4  
5   ringcounter Instance (Q, clk,reset);  
6  
7   initial begin  
8  
9     clk = 0;  
10    reset = 1;  
11    #25;  
12    reset = 0;  
13    #400;  
14    $finish;  
15  end  
16  always #5 clk = ~clk;  
17  
18  initial begin  
19    $dumpfile("dump.vcd");  
20    $dumpvars(1);  
21  end  
22  
23 endmodule
```



Implementation:

Flip Flops

1. JK FF
2. D Flip Flop
3. SR Flip Flop
4. T Flip Flop

Registers

1. SISO
2. PISO
3. PIPO
4. Shift Registers
5. Circular Registers

Floating Point Arithmetic Unit

Operations:

1. Addition
2. Subtraction
3. Multiplication
4. Division