pate: 07/01/2020)

Word Size Ability of microprocessor to process the no. of bits in one instruction or one clock cycle.

Example

8 bits microprocessor -> 8085, 68000 16 bits 8086 Up

1 NB = 290

(FEFE) = 2 Byte

1HB=

(FE) = 1 Byte

#Difference blu Microprocessor & Micro controller

Up unit

1) Based on John Von Neumann architecture

2) Micro = CPU + RAM + I/odevice not integrated on single Chép

Micro = control + ALV + registers on single Micro crontroller

Based on Harvard or this ecture

Micro=

Microt RAM+ I/o on single

integrated on single Chip.

All she embedded system are application of micro controller.

Some features of 8085

- 1) 8085 can process 8-bit data at a time so it is known as 8-bit microprocessor.
- 2) It can accept process and provide 8-bit data simultaneously.
- 3) It operates on +3V power supply -> two pins Vec and GND.
- 4.) It has on chip clock generator. The internal clock generator require LC, RC or crystal circuit for tuning the circuit.
 - · The internal clock generator divides this oscillator frequency by 2.
- · So 8085 Up can operate on clock frequency 3MHz.

 Version of 8085 -> 8085-A, 5MHz.
- 5) The 8085 has 16 address line so it I am access 64K bytes of memory.
- 6) The 8085 provides 8-bit I/o addresses to access
 28 I/o ports (or 256 I/o ports)
- 7. In 8085, The Lower 8-bit address, are multiplexed with ded data lines. (Reduce the nord example lines)

A7 — Ao (lower 8-bit address)

Lower

Multiplexed

with

D7 — Do (Dauta Lines)

to reduce the not of pin. To reduce the out of the system. They are seperated or demultipleased by using tatch.

1) The 8085 up uses 5 addressing mades

Turmediate, register, direct, indirect, implied

3) 8085 up is using 74 instruction.

(a) It consist & general purpose register each of 8 bit designated as A, B, C, D, E, F, G, H,

[A, B, C, D, E, H, L, & FLAG]

- 8085 up working on single accumulator organisation.

Accumulator			FLA	Gi
	B	(8)	C	(8)
1	D	(8)	E	(8)
	41	(8)	L	(8)

It is a special register which specify status to condition of the result.

8085 Mp consist of 5 FLAG

Sign, S
Carry, Cy
Auxilliary Carry, Az
Zero Flag, Z
Parity Flag, P


The 8085 works on 5 hardware interrupts >Trap < Non maskable Poterrupt → RST 7.5 - RST 6.5 -> RST 5-5 → INTR (interrupt request) (Non maskable interrupt cannot be stoped.) 014/01/2020 Stack stores PSW (Program Status Word) Application of stack is in subroutine calls. Q = If the 8085 adds 874 and 794, specify the contents of the accumulator and the istatus ob 3, 2 and CY flag? 187 H 1) 00 H
A coumulator. 80, CY = 1 z = 1S = 0 Software interrupts

RST 0 to RST 7


Scanned with CamScanner

16/01/2020 Adolvers Lottely Frable 74 LS 373 -> 8 bit Later Pin Configuration of 8085: Chill - morris Mano - Hip Hos Reset Out, Reset In THO Relation between Instruction cycle, Machine cycle, T-state (clock cycle) :-Instruction Cycle Machine Cycle 1 6 T-state1 2 minimum 3 maximum 6 Therefore, 1M/C = 3 to 6 T - state During normal operation Up sequentially betches, decodes and executes one instruction The betching, decoding and execution of a single instruction constitutes on instruction cycle which consist 1 to 5 read or write operation between lep and memory or I/O devices


Each memory operation require a particular time period called machine yele. Each machine cycle consist 3 to 6 clock periods/ cycles referred as T-state. Colock -> KT-state XT-state X from 0 to 1 -> positive edge clock from 1 to 0 -> negative edge clock. ALE logic-1 Signal Multiple signal IO/M, S,, So IOM=0, S,=1, So=0 Addres lines Data lines





Scanned with CamScanner




Scanned with CamScanner









Scanned with CamScanner


M means -> M[HL] - HL Register pair pointer must be created by HL Registe Pair. For Immediate data op-code contrin I, FX ADI, ACI, etc. LXI, etc. Add data at location 3000 with 5054 MVI A, OSH LXI H, 3000H ADD M. Arithemetic @ Intructions :-Addition 1-) Addition without carry: ADD R ADD M L A LA+M[HL] ADI 8 bits data Immediate data. Flags are not affected 2) Wish Carry : when we transfer ADC R data Flags all offected ADC M in orithematic. ACI 8 bits data instruction Carry

Scanned with CamScanner


Substrattion 1) without Borrow ! SUB R SUB M SUI 8 bits data 2) with borrow : SBB R SBB M SBI 8 bits date. Increment TINR R. R=R+1 INX RP Register Pour EX MUZ B, OGH 2) LXJH, 2000 H INX H.


Decrement's 16-bit_ Logical Instruction; ANA ANA 8 bits data ANI ORA ORA 8 bits dater ORI KRA XRA e bits doter XRI Complement. CMA CM

LHED 3000 & Load HL aggister with the contain of memony location whose address spourfied with the instruction LHLD 3000 - special data transfer consecutive memory locations can be stored, LE M [3000] H = M[300/] Offere the HI data to the consecutive non on location cohose add. specified with the justruction - 7 SHLD 4000 Especial data transfer instruction V1. C., M[4000] & L M[4001] + H More mo Load Register pair with immediate data. (16-617 CATO



CALL Laddr> RET	Je una	inditional,				
Conditional branching op.:						
JC	CC	J-R RC				
JNC	CNC	RNC				
JP	-CP	RP				
JM	CM	RM				
JPE	CPE	RPE				
J PO	CPO	RPO				
JZ	CZ	RZ				
JNZ	CNZ	RNZ.				
Machine Control Instruction: 1) HLT -> stop the machine completely						
2) RST 5						
3.) IN Port# > waiting for input 1 user						
4.) OUT Port#						
O → no. of post						
Root A < Port # C IN Port #						
Port# = A C OUT Port#						





Scanned with CamScanner

LXI Rp, XXXX -> 3 byte, 3 memory Let 2000 LXI Rp [Opcode fetch cycle 47] 2001 XXH [Operands, Memory Read 3T] 2002 XX H [Operands, Memory Read 3T] / Execution inside Up "So No extra cycle Required. 3 (01/2020) 1's & 2's complement asing Assembly Congrage 2's comp 1's complement MVI B, FOh MVI B, FOh MOV A, B MOV A, B CMA CMA ADI OLH /INR A STA 3050 STA 3050 HLT HLT