Module-2

Date
Page

Advanced Progr. Technique

Looping, Counting, Indexing

↓ Repetition of task ← times! no. of times

↓ Harmony

↓ Refer or pointing to the mem. address

Looping: is the basic structure which forces the MPU to repeat the sequence of instruction for a particular number of times. eg addⁿ of no. of bytes, transfer mem. bytes to another mem. location. etc.

Counting: allow the programmer to count how many times the set of instruction are executed by the the MPU.

method that

Indexing: allow the programmer to point or refer the data stored at sequential memory locations.

Two types of Counter — ① 8-bit counter

MVI R, 8-bit data } Initialization section.

MVI C, 05H.

assign value to any reg. of MPU.

max value of counter MVI C, (255)H. $2^8 - 1$.

↓

FFH.

↳ 5 iteration upto 255 times. So we use ↓

② 16-bit counter : LXI R_p, 16 bit value } Initialization Section

LXI B, FFFFH.

max $2^{16} - 1$.

↓

assign value to reg. pair of MPU.

MVI C, 05H [Initialization]
Page



loop ≡

DCR C (decrement counter)
JN2 loop.
J
(Jump not z)
(z is not 1)
z=0 (cond^n true)
when z=1
exit.

05 z=0
04 z=0
03 z=0
02 z=0
01
00 z=1.



16-bit

LXI B, FFFFH
loop ≡
DCX B (no flag affected).
16-bit operation.
with no PSW.
MOV A, B
ORA C
JNZ loop.

B C ORoperation

FFFF → FF
FFFE → FE
FF00 → FE
z=0

0000 → 00] z=1

Date
Page

Q LXI B, F101H → How many times this loop will run?

Sol: F101 times.

Q LXI B, F101H. How many times?

loop:
DCX B
MOV A, C
ORA B
JNZ loop.

Ans → F101.

Q JNC loop. → infinite times.
(Carry not generated in logical operation)



Q WAP to transfer memory bytes from 3000 to 3005
4000 to 4005.

Sol:

```
MVI C, 06H   // (counter → 6 counter (0 to 5))
LXI H, 3000  // pointer to read the value.
LXI D, 4005  // "  "  "  write "  "
L1 : MOV A, M
STAX D
INX H
INX D
DCR C
```

JNZ LL

Q1 Copy 3000 → 4005
3001 → 4004
3005 → 4000

Q2 Overlapping

3000	1F	3002	1F
3001	2F	3003	2F
3002	3F	3004	3F
3003	4F	3005	4F
3004	5F	3006	5F
3005	6F	3007	6F

Q3 Multiplication → 03 by 04.

Q Find, how many no. are even in a given list.

Starting address = 3000H Ten bytes to be check.

```
        MVI  C, 0AH
        LXI  H, 3000H
        MVI  B, 00H    // for Hold the result.
BACK:   MOV  A, M      A ← M[HL]
        ANI  01H       A ← A ∧ 01H     = even Z=1
                                       odd Z=0
        JZ   ← for odd JNZ SKIP        if Z=1 then
                                       increment B
                                       otherwise skip.
        INR  B
SKIP:   INX  H
        DCR  C
        JNZ  BACK
```

JNZ change JZ

Z=1

Q Counting of ⊖ ve no. → D7 → 1.

1000 0000
80H. 01

⊖ ve. { ANI 01H change ANI 80H
JNZ change JZ.

for ⊕ ve

JNZ change JZ } ⊕ ve.
ANI 01H change ANI 80H

8 Even and odd.

```
        MVI C, 0AH
        LXI H, 3000
        MVI B, 00H   — all even
        MVI D, 00H   — all odd
BACK :  MOV A, M
        ANI 01
        JNZ ODD      — if false then go to odd.
        INR B
        JMP NEXT.
ODD     INR D
NEXT    INX H
        DCR C
        JNZ BACK.
```

for +ve -ve

B → all +ve pos
D → u -ve. neg.

ANI → ANI 80H
JNZ NEG
ODD → NEG.

Q Sum of n numbers.



```
MVI   A, 00H
MVI   C, 06H *
LXI   H, 3000H
MVI   B, 00H   → Hold carry.
~~ADD~~
~~MOV   A, M~~
BACK  ADD   M
      JNC   SKIP
      INR   B
SKIP: INX   H
      DCR   C
      JNZ   BACK
      STA   2FFE
      MOV   A, B
      STA   2FFF
      HLT.
```

Rotate Instruction :

RLC	Rotate without carry to Left.
RRC	" " " " right.
RAR	" with " " "
RAL	" " " " left

First transfer to accumulator



Update

$D_0 \leftarrow D_7$

$C_4 \leftarrow D_3$ } Left

$D_{n+1} \leftarrow D_n$



$C_4 \leftarrow D_0$

$D_7 \leftarrow D_0$ } Right

$D_n \leftarrow D_{n+1}$

Date
Page

8. 7E → count no. of 1's in particular no.



Carry flag set → count

MVI C,08H
MVI B,00H
MVI A,7EH
BACK: RLC
JNC SKIP
INR B
SKIP: DCR C
JNZ BACK
MOV A,B
STA 3000H
HLT.

9. WAP to count how many 1's in 16-bit no.

MVI B,00H
LXI D,XXXXH
MVI C,16H
MOV A,E
BK: RLC
JNC SKIP.
INR B.
SKIP: DCR C
JNZ BK
MVI C,08H
MOV A,D
Repeat
MOV A,B
STA 3000
HLT.

Multiply 16 bit with 8 bits

DAD D [HL ← HL + DE]
(Double add)

```
    LXI D, XXXXH
    MVI C, XXH      //Counter
    LXI H, 0000H
BK: DAD D
    DCR C
    JNZ BK
    SHLD 3000
    HLT.
```

HL 0000
DE xxxx
HL xxxx
DE xxxx
2x 2x2x2x

for 8 bit: LXI D, XXXXH → LXI D, 00XXH.

Delay

Delay by using 8-bit loop

```
    MVI B, FF  (max)   - 7T
L1: DCR B              - 4T → 255
    JNZ L1             - 10/7T → 255
```

(10T when cond^n true, 7T false)

How much delay generated?
processor - frequency = 2MHz

$T\text{(clock period)} = \frac{1}{f} = \frac{1}{2MHz} = \frac{1}{2\times10^6} = 0.5\times10^{-6} = 0.5\,\mu sec.$

Total T-state = $T_{MVI} + T_{loop}$

= ~~7 + [(4 + 10 × 255)]~~

= 7 + (4+10) × 255 − 3

= 3574

Total delay = Total T-state × CP
= 3574 × 0.5 μsec
= 1787 μsec
= 1.787 msec.

Delay by using 16-bit loop

```
        LXI H,1000H     → 10
BK:     DCX H           → 6      ┐
        MOV A,H         → 4      │
        ORA L           → 4      │ loop
        JNZ BK          → 10/7   ┘
```

Total T-state = $T_{LXI} + T_{loop}$ → $2^{16}-1$
= 10 + (6+4+4+10) × (1000)H − 3
= 10 + (24) × 4096 − 3
= 10 +
= 98311

TD = 98311 × 0.5 μsec
= 49155 μsec
= 0.5 sec

Max delay ↓

LXI H, FFFFH
same as previous

= 10 + (16+4+4+10) × (2^{16} − 1) − 3
= 10 + 24 × 65536 − 3
= 1572871

TD = 1572871 × 0.5
= 786435.5
= 1.7864 sec

Date
Page

For 1 sec use nesting.

Delay by using Nested loop -

```
      MVI C, 02H
L2:   LXI H, FFFFH
BIC:  DCX H
      MOV A, H
      ORA L
      JNZ BK
      DCR C
      JNZ L2
```

Total T-state = 98311 + 14

↓

$= T_{MVI} + T_{outer\ loop}$

$= 7 + (T_{DCX} + 4 + 10) * (counter) - 3$

$= 4 + (98311 + 14) * 02$

$= 196654$

$TD = 196654 \times 0.5\ \mu s$

$= 90327\ \mu sec$

$= 0.1\ sec.$

Q4 Calculate the delay for nested loop both counter & outer are 8-bit nested loop.

OR

In exam.

Q What will be the value of counter for the delay of 1ms by using 8-bit loop.

$TD = T_{state} * Clock\ period$

$T_{state} = T_{mvi} + T_{loop}$

$= 7 + (4+10) * (counter) - 3$

$= 7 + 14n - 3 = 4 + 14n$

$1ms = 1000\ \mu s$

$1000\ \mu s = 4 + 14n \times 0.5\ \mu sec.$

$1000 = 4 + 7n$

$996 = 7n$

$n = 142.28 \approx 142$

0001 0100 ~~note~~

0001 0100 0010

$(x)_{10} = (142)_{10}$

$= 10001110 = 8E$

Q. Find the delay ~~for two loops~~ in 8 bit loop (nested)

MVI B,FFH — 7

L2 : MVI C,10H
BK : DCR C
JNZ BK
] inner 228

DCR B — 4

JNZ L2 — 10/7

Step 1. Calculate the T-State of inner loop

Total T-St = 7 + ~~7~~ ~~8~~ (4+10) 16 − 3

~~= 4 + 84 = 88~~ = 228.

Step 2. For outer loop

7 + 228 + (4+10) 255 − 3

= 232 + 3570

= 3802

7 + ~~228~~ (228 + 4 + 10) 255 − 3

= 4 + 61710

= 61714

Step 3 Apply total delay formula

TD = Total T-State × 1/f

= (61714 × 1/2 + 128)

= 30971

Q. Find the value of counter for the delay of 5ms of the MUP which is working with frequency 2MHz

Step. Instr for 16-bit loop with counter n.

LXI H, XXXX (counter-n) — 10

BK: DCX H — 6

MOV A, H — 4

ORA L — 4

JNZ BK — 10/7

$= 10 + 24x - 3$

$\Rightarrow (7 + 24n)\frac{1}{f} = 5ms$

$= (7 + 24n)\frac{1}{2} = 5ms$

$0.5\,\mu s \times (7 + 24n) = 5ms$

$0.5\,\mu s\,(7 + 24n) = 5000\,\mu sec$

$7 + 24n = \frac{5000}{0.5}$ 10000

$24n = 10000 - 7$

$n = 416.37 \simeq 416$

$= 416 \Rightarrow 01A0$ Ans

0000 0001 1010 0000

256

Q Write assembly language prog. to get square of a no. which is stored at the location 3000 store result at 3001.

M 3000

LXI H, XX2A H

MOV C, M

XRA A (clear acc.)

SUB

```
        MOV B,M
Loop    ADD M
        DCR B
        JNZ Loop
        STA 3001H
        HLT
```

```
        LXI H,3000
        MOV B,M
        MOV C,M
        SUB A
BK:     ADD B
        DCR C
        JNZ BK
        STA 3001
        HLT.
```

(not for 256) $(16)^2$ ↗ X

for 16-bit LXD . . 3000H

W/ DAD ADDB → DAD B.

Q5 Find the min./smallest no. in the array of size 20 starting from the mem. location 3000.

Q6 Divide a 16-bit no. by 8 bit number store both the results quotient & remainder at the location 3000 & 3001 respectively.

Decimal Adjust Accumulator DAA

```
  47
  17
  5E
```

add 6 if nibble greater than 9 .. 14 + 6

```
  47
  77
  8E
```

1) 24

```
  47
  17
  5E
  64
```

Ans

↳ It is useful to convert in decimal form.

Date
Page

Stack & Sub-Routine

Stack is a linear data structure at MPU level it is used reversal memory area in RAM for storing temporary information to perform read or write operation on to the stack it uses pop and push function respectively. It means by using pop function you can retrieve or delete the value from stack. Another side by using push function it insert the value onto the stack it also uses 16-bit stack pointer which hold the address of top element that's why it is also known as top of the stack with the designation SP (Stack pointer).

① PUSH Rp

PUSH B

SP ← SP-1

M[SP] ← Higherbyte[B]

SP ← SP-1

M[SP] ← Lowerbyte[C]

② POP Rp

POP D

E ← M[SP]

SP ← SP+1

D ← M[SP]

SP ← SP+1.

↳ SPHL : load content of HL into SP. SP ← HL

↳ PCHL : " " " " " PC. PC ← HL

↳ XTHL : exchange " " " . M[SP] ↔ L

M[SP+1] ↔ H

↳ PSW : Program status word.

PSW = Content of A + Content of Flag reg.

PUSH PSW.

Use : ① To save status of flag reg. PUSH PSW

POP H

Date
Page

Sub-Routine : A specific set of instruction useful to perform special operation is called subroutine.

or

A block of code which is called no. of times in a program that block is called routine.

Light	bit	Time
Green	D_0	50 sec
Red	D_2	30 sec
Yellow	D_4	10 sec
Don't walk	D_6	50 sec
Walk	D_7	40 sec



G DW
0100 0001
41 H.

R DW
1000 0100
84 H.

Y
1001 0000
90H

```
LOOP: MVI A, 41H.
      OUT PORT1
      MVI B, 32H.   ] → Delay for 50 sec.
      CALL DELAY.
      MVI A, 84H
      OUT PORT1
      MVI B, 1EH.   ] 30 sec.
      CALL DELAY
      MVI A, 90H
      OUT PORT1
      MVI B, 0AH.
      CALL DELAY
      JMP LOOP
```

Date
Page

8086 MP :

↳ 16-bit MUP.
↳ developed in ~~1986~~ 1986
↳ Pipeline Architecture.

Differences b/w 8085 & 8086

8085	8086
① 8-bit MUP - Word size	① 16-bit MUP - Word Size
② Address bus - 16 address bus	② 20-bit address bus
③ Max. 2^{16} = 64K accessed	③ max. access 2^{20} = 1MB.
④ Uniprocessor Architecture It does not support pipeline architecture.	④ Support pipeline architecture (2-stage " 4).
⑤ Multiprocessing Support - Not Support by 8085	⑤ It support multipro
⑥ 256 I/O port.	⑥ Using 16 I/O address lines. 2^{16} = 65536.
⑦ Coprocessor Interface : Not Support	⑦ Has a coprocessor interface in the form of 8087
⑧ Addressing mode : 5 add. mode.	⑧ 8 add. mode (5 of ~~add~~ 8085) and 3 of itself.
⑨ Cas is low	⑨ Cas is high as compared to 8085.
⑩ Memory space is not segmented	⑩ Segmented. (Data, stack, program segments etc.)

Date
Page

Features of 8086: It operates in two modes.

① Maximum mode
↓ use
When we 8086 with coprocessor 8087 then enable this mode

② minimum mode
↓
as 8085, working as a simple processor.

Memory segmentation - divided

② Memory ~~segmented~~ into 16-segments of capacity 2^{16} with the name code segment (CS), data segment (DS), stack segment (SS) or extra segment (ES).



③ It has 256 vectored interrupts.

④ It also support powerful instruction set multiply, divide operation.



8086 Pipelining

BIU: perform fetching of an instruction or data. It fetches from the memory or I/O device which are connected with the I/O ports. It also write the data to the memory or I/O ports. It sends the addresses to the

memory and ports. So we can say BIU is called the external word interface of the processor.

EU: The execution unit tells the BIU from where to fetch the instruction or data. It decoded the fetch instruction and execute it. So we can say takes care of performing operation on the data provided by the BIU. So it is the heart of the processor.

Architecture of 8086:

Flag - Two category

① Control flags ② Conditional flags

There are three flags - (a) Trap flag (TF)
(b) Interrupt flag (IF)
(c) Direction " (DF)

Conditional - 6 flags CF, PF, AF, ZF, SF, OF (overflow)
PF
previous

Overflow flag: It indicates an overflow from the magnitude to the sign bit of the result. If OF is set an arithmetic overflow has occured because the size of the result exceeded the capacity of destination location. Whenever in 8086 interrupt or overflow instruction is available that will generate an interrupt to the processor.

Date
Page

Trap flag: Whenever trap flag will be set it is for single step debugging it means MUP execute a instr. and enter into single step ISR (Interrupt Service routine).

IF: If user sets IF flag the CPU will recognize external input interrupt request clearing IF disable these interrupts.

DF: This bit is for string instruction in string instr. we use SI (Source index register) and DI (destination index) as offset register to point source area and destination area respectively. DF flag controls direction of SI and DI pointers. It means if DF = 1 the string instruction will automatically decrement the pointers it means it process string from high addresses to low addresses. In other case if DF = 0 the string instr. will automatically increament the pointer from lower addresses to higher addresses.

Architecture —

Addressing Modes

1. Implied Addressing
2. Register "
3. Immediate "
4. Direct "
5. Register Indirect "
6. Based - 8-bit or 16-bit Instruction operand
7. Indexed " " " "
8. String Addressing
9. Direct I/O port addressing
10. Indexed " " "
11. Relative addressing
12. Implied "