




## Module D

### Advanced Progr. Technique



**Looping:** is the basic structure which forces the MPU to repeat the sequence of instruction for a particular number of times.  
eg add<sup>n</sup> of no. of bytes, transfer mem. bytes to another mem. location. etc.

**Counting:** allow the programmer to count how many times the set of instruction are executed. by the MPU.  
method that

**Indenting:** allow the programmer to point or refer the data stored at sequential memory locations.

Two types of counter — ① 8-bit counter

MVZ R, 8-bit data } Initialization section.  
MVZ C, 05H.

Assign value to any reg. of MPU.


Limitation upto 255 times. so we use  
 max value of counter MVZ G, (255)H.  $2^8 - 1$   
 ↓  
 FFH.

② 16-bit counter : LXI R, 16 bit value.  
LXI B, FFFFH.

max  $2^{16} - 1$ .

Assign value to reg. pair of MPU.

Initialization section



DCR C (decrement counter)  
JNZ loop.


05 - 200  
04 - 200  
03 - 200  
02 - 200  
01 - 200  
00 - 200

(Jump not 2)

(2 is not 1)

when Z = 1  
exit.

Z = 0 (condn true)



16-bit

LXI B, FFFFH

loop

DCR B

(no flag affected)

MOV A, B

16-bit operation.

ORA C

with 16-bit.

JNZ loop.

16-bit operation.

FFFF → FF

FFFF → FF

FF00 → FF

Z = 0

0000 → 00 } Z = 1



R1 = 01  
01  
F1

F1 00  
D1  
F000 = F0  
00

Date       
Page

Q  
Soln  
LXI B, F101H → How many times this loop will run?  
F101 times.

Q LXI B, F101H. How many times?

loop


Ans → F101.

DCX B  
MOV A, C  
ORA B  
JNZ loop.

Q

JNC loop. → Infinite times.

Carry (Carry not generated in logical operation)



Q WAP to transfer memory bytes from 3000 to 3005  
4000 to 4005.

6 Counter (0 to 5)

Q

MVI C, 06H // counter  
LXI H, 3000 // pointer to read the value.  
LXI D, 4005 // " " " write " "

5  
6

LI %  
MOV A, M  
STAX D  
INX H  
INX D  
DCR C

JNZ L1

01

Copy

3000 → 4005

3001 → 4004

3005 → 4000

02

Overlapping

3000 1F 3002 1F

3001 2F 3003 2F

3002 3F 3004 3F

3003 4F 3005 4F

3004 5F 3006 5F

3005 6F 3007 6F

03

Multiplication → 03 by 04.

0

And, how many no. are even in a given list.

Starting address = 3000H

Ten bytes to be checked.

MVJ C, 0AH

LXJ H, 3000H

MVJ B, 00H // for hold the result.

BACK: MOV A, M A ← M[H]

ANJ 01H A ← A ∧ 01H = even Z=1  
odd Z=0

JNZ change

JZ

← for odd

JNZ SKIP if Z=1 then increment B otherwise skip.

INR B

SKIP: INX H

DCR C

JNZ BACK

Q

country of ⊖ ve no. → 07 → 1.

1000 0000  
00H 01

⊖ ve. { ANJ 01H check ANJ 80H  
JNZ check JZ.

for ⊕ ve

JNZ check JNZ ⊕ ve  
ANJ 01H check ANJ 80H



Q. even and odd.


```

MOV C, 0AH
LXI H, 3000H
MOV B, 00H  $\rightarrow$  even
MOV D, 00H  $\rightarrow$  odd
BACK: MOV A, M
ANI 01
JNZ GO TO ODD  $\rightarrow$  If bit then go to odd
INR B
JMP NEXT.
ODD: INR D
NEXT: INX H
DCR C
JNZ BACK.
    
```

for  $\oplus$  &  $\ominus$

$B \rightarrow \text{un } \oplus \text{ un pos}$   
 $D \rightarrow \text{un } \ominus \text{ un. neg.}$   
 $ANI \rightarrow ANI 00H$   
 $JNZ \rightarrow NEG$   
 $000 \rightarrow NEG.$

Q. Sum of n numbers.




```

MOV  A, 00H
MOV  C, 06H *
LXI  H, 3000H
MVI  B, 00H  → hold carry.
ADD
MOV  A, M
BACK: ADD  M
      JNC  SKIP
      INR  B
      SKIP: INX  H
      DCR  C
      JNZ  BACK
      STA  2FAEH
      MOV  A, B
      STA  2FEFH
      HLT
    
```

### Rotate Instruction :

RLC	Rotate without carry to left.
RRC	" " " " right.
RAR	" with " "
RAL	" " " left

First register to accumulator




Update

$D_0 \leftarrow D_7$   
 $C_n \leftarrow D_7$   
 $D_{n+1} \leftarrow D_n$

Left

$C_n \leftarrow D_0$   
 $D_7 \leftarrow D_0$   
 $D_n \leftarrow D_{n+1}$

Right





8 7E → Count no. of 1's in particular no.  
 0111 1111  
 Carry flag set → count

✓  
 MVI C, 08H  
 MVI B, 00H  
 MVI A, 7EH

BACK: RLC  
 JNC SKIP (0 1 2 3 4 SKIP)  
 INR B

SKIP: DCR C  
 JNZ BACK  
 MOV A, B  
 STA 3000H  
 HLT

WAP to Count how many 1's in 16-bit no.

MVI B, 00H  
 LXI D, XXXXH  
 MVI C, 16H  
 MOV A, E

BR: ~~RAR~~ RLC  
 JNC SKIP  
 INR B

SKIP: DCR C  
 JNZ BR  
 MVI C, 08H  
 MOV A, D  
 Repeat  
 MOV A, B  
 STA 3000H  
 HLT

Multiply 16 bit with 8 bit

Double  
word add  
DAD D [HL ← HL + DE]

LY1 D, XXXXH		HL 0000
MV1 C, XXH	// Counter	DE XXXX
LX1 H, 0000H		HL XXXX
BK: DAD D		DE XXXX
DCR C		2+2+2+2
JNZ BK		
JMLO 3000		
HLT.		

for 8 bit

LX1 0, XXXXH → LX1 0, 0000H

Delay

Delay by using 8-bit loop

MV1 B, FF	max	- 7T
LI: DCR B		- 4T → 255
JNZ LI		- 10/77 → 255

How much delay generated {  
processor frequency = 2MHz  
when cond true false

$$T(\text{clock period}) = \frac{1}{f} = \frac{1}{2\text{MHz}} = \frac{1}{2 \times 10^6} = 0.5 \times 10^{-6} = 0.5 \mu\text{sec.}$$

$$\begin{aligned} \text{Total } T_{\text{state}} &= T_{\text{mv}} + T_{\text{loop}} \\ &= 7 + (4 + 10) \times 255 - 3 \\ &= 3574 \end{aligned}$$



$$\begin{aligned}\text{Total delay} &= \text{Total T-state} \times \text{CP} \\ &= 3574 \times 0.5 \mu\text{sec} \\ &= 1787 \mu\text{sec} \\ &= 1.787 \text{ msec.}\end{aligned}$$

Delay by using 16-bit loop

LXI H, 1000H	→ 10	} loop
BK: DCX H	→ 6	
MOV A, H	→ 4	
ORA L	→ 4	
JNZ BK	→ 10/7	

$$\begin{aligned}\text{Total T-state} &= T_{\text{LXI}} + T_{\text{loop}} \quad \rightarrow 2^n - 1 \\ &= 10 + (6 + 4 + 4 + 10) \times (1000)_{10} - 3 \\ &= 10 + (24) \times 4096 - 3 \\ &= 10 + \\ &= 98311\end{aligned}$$

$$\begin{aligned}T_D &= 98311 \times 0.5 \mu\text{sec} \\ &= 49155.5 \mu\text{sec} \\ &= 0.5 \text{ sec.}\end{aligned}$$

Max delay ↓

LXI H, FFFFH  
 same as previous

$$\begin{aligned}&= 10 + (6 + 4 + 4 + 10) \times (2^{16} - 1) - 3 \\ &= 10 + 24 \times 65536 - 3 \\ &= 1572871\end{aligned}$$

$$\begin{aligned}T_D &= 1572871 \times 0.5 \\ &= 786435.5 \\ &= 1.7864 \text{ sec.}\end{aligned}$$

For 1  $\mu$ s delay using

Delay by using Nested Loop -

```

MOV C, 02H
L2: LXI H, FFFFH
    DCR H
    MOV A, H
    ORA L
    JNZ BK
    DCR C
    JNZ L2
    
```

$$\text{Total T-state} = 98311 + 14$$

↓

$$\begin{aligned}
 &= T_{\text{MOV}} + T_{\text{outer loop}} \\
 &= 7 + (T_{\text{max}} + 4 + 10) \times (\text{counter}) - 3 \\
 &= 4 + (98311 + 14) \times 02 \\
 &= 4 + 196654
 \end{aligned}$$

$$\begin{aligned}
 T_D &= 196654 \times 0.5 \mu\text{s} \\
 &= 98327 \mu\text{s} \\
 &= 0.1 \text{ sec}
 \end{aligned}$$

Q4 Calculate the delay for nested loop both inner & outer are 8-bit nested loop.

in exam.

OR

→ What will be the value of counter for the delay of 1ms by using 8-bit loop.

$$T_D = T_{\text{state}} \times \text{Clock period}$$

$$T_{\text{state}} = T_{\text{max}} + T_{\text{loop}}$$

$$= 7 + (4 + 10) \times (\text{counter}) - 3$$

$$= 7 + 14n - 3 = 4 + 14n$$

$$1 \text{ ms} = 1000 \mu\text{s}$$

$$1000 \mu\text{s} = 4 + 14n \times 0.5 \mu\text{s}$$

$$1000 = 4 + 7n$$

$$996 = 7n$$

$$n = 142.28 \approx 142$$



$$(N)_{10} = (i42)_{10}$$

$$= \frac{10001110}{2} = 8E$$

Q Find the delay ~~for the code~~ in 8 bit loop (nested)

```

MOV B, FFH - 2
L2: MOV C, 10H 7
B1: DCR C      inner 228
    JNZ B1
    DCR B      -4
    JNZ L2     -10/7
    
```

Step 1. Calculate the T-Stack of inner loop

$$Total_{inner} = 7 + 4 \times 10 \times 6 - 3$$

$$= 4 + 240 - 3 = 238$$

Step 2. For outer loop

$$7 + 228 \times 4 + 3$$

$$= 282 + 35 = 317$$

$$7 + 228(228 + 4 \times 10) \times 5 - 3$$

$$= 4 + 61710$$

$$= 61714$$

Step 3. Apply total delay formula

$$TD = \frac{Total\ T\ stack \times 1}{f}$$

$$= \frac{(61714 \times 1)}{128}$$

$$= 30971$$

Q Find the value of counter for the delay of 3ms of the mul which is working with frequency 2MHz

Step 1. Instr. for 16-bit loop

with counter  $x$ .

LXD	H, XXXX (counter = $x$ )	-10
BK:	DCX H	-6
	MOV A, H	-4
	ORA L	-4
	JNZ BK	-10/7

$$= 10 + 24x - 3$$

$$\Rightarrow \frac{(7 + 24x)}{f} = 5\text{ms}$$

$$= \frac{(7 + 24x)}{2} = 5\text{ms}$$

$$0.5\text{ms} \times (7 + 24x) = 5\text{ms}$$

$$0.5\text{ms} (7 + 24x) = 5000\text{ms}$$

$$7 + 24x = \frac{5000}{0.5} = 10000$$

$$24x = 10000 - 7$$

$$x = 416.37 \approx 416$$

$$= 416 \Rightarrow 01A0 \quad \text{Ans}$$

$$\begin{array}{ccccccc} 0000 & 0001 & 1010 & 0000 \\ \hline & & 256 & \end{array}$$

Q Write assembly language prog. to get square of a no. which is stored at the location 3000. Store result at 3001.

```

M 3000
LXI B, XXXX
MVI C, 0
ORG 3001
ORA A      (16-bit acc.)
SUB
  
```





```

      MOV B, M
Loop  ADD M
      DCR B
      JNZ Loop
      STA 300H
      HLT
  
```

```

      LXI H, 3000
      MOV B, M
      MOV C, M
      SUB A
      BK: ADD B      (not for 256)
          DCR C
          JNZ BK      (16)² JX
          STA 300H
          HLT
  
```

for 16-bit      LXI H, 3000H

with DAD    ADD B → DAD B

Q5 Find the min. / smallest no. in the array of size 10 starting from the mem. location 3000.

Q6 Divide a 16-bit no. by 8-bit number. Store both the results quotient & remainder at the location 3000 & 3001 respectively.

### Decimal Adjust Accumulator DAA

```

  47
 17
  --
 5E
  
```

add 6 if result greater than 9

47

77

8E

1) 29

```

  47
 17
  --
 5E
 64
  
```

→ It is useful to convert in decimal form.

## Stack & Sub-Routine

Stack is a linear data structure at micro level it uses reversed memory axis in RAM for storing temporary information to perform read or write operation on to the stack it uses pop and push function respectively. It means by using pop function you can retrieve or delete the value from stack. Another side by using push function it insert the value onto the stack. It also uses 16-bit stack pointer which hold the address of top element that's why it is also known as top of the stack with the designation SP (stack pointer).

① PUSH R<sub>p</sub>  
 PUSH B  
 $SP \leftarrow SP - 1$   
 $M[SP] \leftarrow \text{high byte}[B]$   
 $SP \leftarrow SP - 1$   
 $M[SP] \leftarrow \text{low byte}[B]$

② POP R<sub>p</sub>  
 POP D  
 $E \leftarrow M[SP]$   
 $SP \leftarrow SP + 1$   
 $D \leftarrow M[SP]$   
 $SP \leftarrow SP + 1$

↳ SPHL : load content of HL into SP.  $SP \leftarrow HL$   
 ↳ PCHL : " " " " " " PC.  $PC \leftarrow HL$   
 ↳ XTHL : exchange " " " " " "  $M[SP] \leftrightarrow L$   
 $M[SP+1] \leftrightarrow H$

↳ PSW : Program status word.

PSW = Content of A + Content of Flag reg.

PUSH PSW.

Use : ① To save status of flag reg.

PUSH PSW  
 POP H



$$\begin{array}{r} 16 \overline{) 92} \\ 16 \times 5 = 80 \\ \hline 12 \end{array}$$

$$\begin{array}{r} 16 \overline{) 50} \\ 16 \times 3 = 48 \\ \hline 2 \end{array}$$

Date

Page




Sub-Routine : A specific set of instruction useful to perform special operation is called Subroutine.

or

A block of code which is called no. of times in a program that block is called routine.

Light	bit	Time
Green	D <sub>0</sub>	50 sec
Red	D <sub>1</sub>	30 sec
Yellow	D <sub>4</sub>	10 sec
Don't walk	D <sub>6</sub>	50 sec
Walk	D <sub>7</sub>	40 sec



$$\begin{array}{r} 9 \text{ DW} \\ 0100 \ 0001 \\ \hline 4 \text{ BH} \end{array}$$

$$\begin{array}{r} R \text{ DW} \\ 1000 \ 0100 \\ \hline 84 \text{ H} \end{array}$$

$$\begin{array}{r} Y \\ 1001 \ 0000 \\ \hline 9 \text{ 0H} \end{array}$$

```

Loop:  MOV A, 4BH.
        OUT PORT1
        MOV B, 32H.  J→ Delay for 50 sec.
        CALL DELAY.
        MOV A, 84H
        OUT PORT1
        MOV B, 1EH.  J 30 sec.
        CALL DELAY
        MOV A, 90H
        OUT PORT1
        MOV B, 0AH.
        CALL DELAY
        JMP LOOP
    
```

## 8086 $\mu$ p :

- ↳ 16-bit  $\mu$ p.
- ↳ developed in ~~1985~~ 1986
- ↳ Pipeline Architecture

### Differences b/w 8085 & 8086

8085	8086
① 8-bit $\mu$ p - word size	① 16-bit $\mu$ p - word size
② Address bus - 16 address line	② 20-bit address bus
③ Max. $2^{16}$ = 64K access	③ max. access $2^{20}$ = 1MB
④ Uniprocessor Architecture It does not support pipeline architecture.	④ Support pipeline architecture (2-stage "4")
⑤ Multiprocessing Support - Not support by 8085	⑤ It support multiproc
⑥ 256 I/O port.	⑥ Using 16 I/O address lines. $2^{16} = 65536$ .
⑦ Coprocessor Interface : Not support	⑦ Has a coprocessor interface in the form of 8087
⑧ Addressing mode 6 5 add. mode.	⑧ 8 add. mode (5 of <del>8085</del> 8086) and 3 of itself.
⑨ Cost low	⑨ Cost is high as compared to 8085.
⑩ Memory space is <sup>not</sup> segmented	⑩ Segmented. (Data, stack, program segments etc.)




Features of 8086 : It operates in two modes-

- ① Maximum mode                      ② minimum mode

↓ use  
 When we 8086 with coprocessor 8087 then enable this mode.  
 Memory segmentation -


↓  
 as 8085, working as a simple processor.

- ② Memory segmented into 16 segments of capacity  $2^{16}$  with the name code segment (CS), data segment (DS), stack segment (SS) or extra segment (ES).



- ③ It has 256 vectored interrupts.

- ④ It also support powerful instruction set multiply, divide operation.



8086 Pipeline

BIU : perform fetching of an instruction or data it fetches from the memory or I/O device which are connected with the I/O ports. It also write the data to the memory or I/O port. It sends the addresses to the





Trap flag: Whenever trap flag will be set it is for single step debugging it means MPU execute a instr. and enter into single step 'ISR' (Interrupt Service routine).

IF: If user sets IF flag the CPU will recognize external input interrupt request clearing IF disable these interrupts.

DF: This bit is for string instruction in string instr. we use SI (Source index register) and DI (destination index) as offset register to point source area and destination area respectively. DF flag controls direction of SI and DI pointers. It means if  $DF = 1$  the string instruction will automatically decrement the pointers it means it process string from high addresses to low addresses. In other case if  $DF = 0$  the string instr. will automatically increment the pointer from lower addresses to higher addresses.

Architecture —

## Addressing Modes

- |  |                       |
|--|-----------------------|
| ① Implied Addressing                         | ⑩ Relative addressing |
| ② Register                                   | ⑪ Implicit            |
| ③ Immediate                                  |                       |
| ④ Direct                                     |                       |
| ⑤ Register Indirect                          |                       |
| ⑥ Base + 8-bit or 16-bit instruction operand |                       |
| ⑦ Indirect                                   |                       |
| ⑧ String Addressing                          |                       |
| ⑨ Direct I/O port addressing                 |                       |
| ⑩ Indirect                                   |                       |