
Date: 16-09-2022

Assignment-5

Aim: Implementation of Subtractor circuits

Question-1: Write a Verilog code to design a Half subtractor and test it using the Waveform.



1.1 Circuit diagram of half subtractor

Test bench Code

```
2 module tb_Half_Subtractor;
     reg X, Y;
     wire D, B;
     Half_Subtractor s1 (X, Y, D, B);
5
     initial
         begin
7
           $display("Half Subtractor ");
8
           $display("Difference = A XOR B");
9
           $display("Borrow = A' AND B");
10
11
           X=0; Y=0; #1;
12
           $display("X = %b , Y = %b", X, Y);
$display("Difference = %b, Borrow = %b", D, B);
13
14
15
16
           X=0; Y=1; #1;
           $display("X = %b , Y = %b", X, Y);
$display("Difference = %b, Borrow = %b", D, B);
17
18
19
           X=1; Y=0; #1;
20
           display("X = %b , Y = %b", X, Y);
21
           $display("Difference = %b, Borrow = %b", D, B);
22
23
24
           X=1; Y=1; #1;
           25
26
27
         end
28
     initial
29
30
       begin
         $dumpfile("dump.vcd");
31
32
         $dumpvars(1);
33
       end
34 endmodule
```

```
1 // 21BCP322 Akshat Shah
2 module Half_Subtractor(x, y, d, b);
3 input x, y;
4 output d, b;
5 assign d = x ^ y;
6 assign b = ~x & y;
7 endmodule
```

```
    Log

          Share
[2022-09-12 12:40:17 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
Half Subtractor
Difference = A XOR B
Borrow = A' AND B
VCD info: dumpfile dump.vcd opened for output.
X = 0 , Y = 0
Difference = 0, Borrow = 0
X = 0 , Y = 1
Difference = 1, Borrow = 1
X = 1, Y = 0
Difference = 1, Borrow = 0
X = 1, Y = 1
Difference = 0, Borrow = 0
Finding VCD file...
./dump.vcd
[2022-09-12 12:40:18 EDT] Opening EPWave...
Done
```

Figure 1.1: Output for Half Subtractor





Fig EP Waveform for Half Subtractor

Question 2: Write a Verilog code to design a Full subtractor using Half subtractors and test it using the Waveform.



Circuit diagram of full subtractor

Test bench Code

```
2 module tb_Full_Subtractor;
          reg A, B, Bin;
          wire D, Bout;
          Full_Subtractor s1 (A, B, Bin, D, Bout);
          initial
                  begin
                      Sdisplay("Full Subtractor ");

$display("Difference = A XOR B XOR Bin");

$display("Borrow = A'B + Bin(A XOR B)'");
10
11
                      A=0; B=0; Bin=0; #1; $\display("A = \%b , B = \%b , Bin = \%b", A, B, Bin); $\display("Difference = \%b, Borrow = \%b", D, Bout);
13
14
15
                      A=0; B=0; Bin=1; #1; $\display("A = \%b , B = \%b , Bin = \%b", A, B, Bin); $\display("Difference = \%b, Borrow = \%b", D, Bout);
16
17
18
19
20
21
22
                      A=0; B=1; Bin=0; #1; $display("A = %b , B = %b , Bin = %b", A, B, Bin); $display("Difference = %b, Borrow = %b", D, Bout);
                      A=0; B=1; Bin=1; #1;

$display("A = %b , B = %b , Bin = %b", A, B, Bin);

$display("Difference = %b, Borrow = %b", D, Bout);
24
25
26
27
                      A=1; B=0; Bin=0; #1;

$display("A = %b , B = %b , Bin = %b", A, B, Bin);

$display("Difference = %b, Borrow = %b", D, Bout);
28
29
30
31
                      A=1; B=0; Bin=1; #1;

$display("A = %b , B = %b , Bin = %b", A, B, Bin);

$display("Difference = %b, Borrow = %b", D, Bout);
32
33
35
36
37
                      A=1; B=1; Bin=0; #1; $\display("A = \%b , B = \%b , Bin = \%b", A, B, Bin); $\display("Difference = \%b, Borrow = \%b", D, Bout);
38
39
                      A=1; B=1; Bin=1; #1;

$display("A = %b , B = %b , Bin = %b", A, B, Bin);

$display("Difference = %b, Borrow = %b", D, Bout);
40
42
                  end
43
          initial
                  $dumpfile("dump.vcd");
$dumpvars(1);
47
49 endmodule
```


```
module Half_Subtractor(x, y, d, b);
    input x, y;
    output d, b;
    assign d = x ^ y;
    eassign b = ~x & y;
    rendmodule

module OR(p, q, r);
    input p, q;
    output r;
    assign r = p | q;
    endmodule


module Full_Subtractor(a, b, bin, d, bout);
    input a, b, bin;
    output d, bout;
    wire b1, b2, d1;

Half_Subtractor h1(a, b, d1, b1);
Half_Subtractor h2(d1, bin, d, b2);

OR o1(b1, b2, bout);
endmodule
```




Output for Full Subtractor



Waveform for Full Subtractor


Question 3: Write the Verilog code (either structural or behavioural) for a 4-bit ripple carry adder. The block diagram of a 4-bit ripple carry adder has been given in Figure 3.1 for your reference.




Circuit diagram of 4-bit ripple carry adder

```
Test bench Code
                                                                 Design code
    2 module tb_Ripple_Adder;
                                                                      2 module Full_Adder(a, b, cin, s, c);
         reg [3:0] A, B;
                                                                           input a, b, cin;
                                                                      3
        wire [3:0] S;
    4
                                                                           output s, c;
        wire C;
                                                                           assign s = a \wedge b \wedge cin;
    6
        Ripple_Adder ca(A, B, S, C);
                                                                           assign c = (a \& b) \mid (cin \& (a \land b));
                                                                        endmodule
         initial
    8
                                                                     8
    9
                                                                     9 module Ripple_Adder(x, y, s, c);
10 input [3:0] x, y;
11 output [3:0] s;
                $display("Ripple Adder ");
   10
                                                                     10
   11
                                                                     11
   12
               A=5; B=3; #1;
                                                                     12
                                                                           output c;
               $display("A = %b , B = %b", A, B);
$display("Sum = %0h, Carry = %0h", S, C);
   13
                                                                     13
                                                                           wire c1, c2, c3;
   14
                                                                     14
   15
                                                                           Full_Adder a1(x[0], y[0], 1'b0, s[0], c1);
                                                                     15
   16
                A=14; B=13; #1;
                                                                           Full_Adder a2(x[1], y[1], c1, s[1], c2);
Full_Adder a3(x[2], y[2], c2, s[2], c3);
               $display("A = %b , B = %b", A, B);
$display("Sum = %0h, Carry = %0h", S, C);
                                                                     16
   17
                                                                    17
   18
                                                                           Full_Adder a4(x[3], y[3], c3, s[3], c);
                                                                     18
   19
             end
                                                                    19 endmodule
         initial
   20
   21
           begin
             $dumpfile("dump.vcd");
   22
             $dumpvars(1);
   23
   25 endmodule
```


Output:





Waveform for four-bit Ripple Carry Adder

Question 4: Write the Verilog code to construct a 4-bit adder-subtractor using. The logic diagram of a 4-bit adder-subtractor using a ripple carry adder has been given in Figure 4.1 for your reference.



Circuit diagram of 4-bit adder-subtractor

Test Bench code

```
2 module tb_Adder_Subtractor;
      reg [3:0] A, B;
      reg In;
      wire [3:0] R;
      wire 0;
      Adder_Subtractor as(A, B, In, R, 0);
 7
9
      initial
           begin
10
              $display("Adder Subtractor ");
11
12
              A=5; B=3; In=0; #1;
$display("A = %b , B = %b , In = 0", A, B, In);
$display("Sum = %d , Carry = %d", R, O);
13
14
15
16
17
18
              A=12; B=3; In=1; #1;
              $display("A = %b , B = %b , In = %b", A, B, In);
$display("Difference = %d , Borrow = %d", R, 0);
19
20
21
            end
      initial
22
23
         begin
           $dumpfile("dump.vcd");
24
           $dumpvars(1);
25
26
27 endmodule
```

```
2 module Full_Adder(x, y, zin, s, c);
       input x, y, zin;
output s, c;
       assign s = x \wedge y \wedge zin;
       assign c = (x \& y) \mid (zin \& (x \land y));
 7 endmodule
9 module XOR(p, q, r);
10
       input p, q;
      output r; assign r = p \land q;
13 endmodule
15 module Adder_Subtractor(a, b, in, r, o);
       input [3:0] a, b;
       input in;
       output [3:0] r:
      output o;
wire f1, f2, f3;
wire k1, k2, k3, k4;
19
20
       XOR x1(b[0], in, k1);
       XOR x2(b[1], in, k2);
XOR x3(b[2], in, k3);
       XOR x4(b[3], in, k4);
      Full_Adder a1(a[0], k1, in, r[0], f1);
Full_Adder a2(a[1], k2, f1, r[1], f2);
Full_Adder a3(a[2], k3, f2, r[2], f3);
Full_Adder a4(a[3], k4, f3, r[3], o);
28
```

```
[2022-09-12 12:46:00 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
Adder Subtractor

VCD info: dumpfile dump.vcd opened for output.

A = 0101 , B = 0011 , In = 00

Sum = 8 , Carry = 0

A = 1100 , B = 0011 , In = 1

Difference = 9 , Borrow = 1

Finding VCD file...
./dump.vcd

[2022-09-12 12:46:01 EDT] Opening EPWave...


Done
```

Output for four-bit Adder-cum-Subtractor



Waveform for four-bit Adder-cum-Subtractor

Question 5:Write the Verilog code for a 4-bit carry look-ahead adder (CLA). The block diagram of the same has been given in Figure 3.



Circuit diagram of 4 bit CLA

Test bench code

```
2 module tb_Carry_LookAhead_Adder;
     reg [3:0] A, B;
    reg In;
    wire [3:0] R;
    wire 0;
6
     Carry_LookAhead_Adder as(A, B, In, R, 0);
     initial
9
10
         begin
            $display("Carry Look Ahead Adder ");
11
12
            A=9; B=3; In=1; #1;


$display("A = %b , B = %b , In = 0", A, B, In);
13
14
            $display("Sum = %d , Carry = %d", R, O);
15
16
17
            A=12; B=3; In=0; #1;
            $display("A = %b , B = %b , In = %b", A, B, In);
$display("Sum = %d , Carry = %d", R, O);
19
20
21
     initial
22
23
       begin
          $dumpfile("dump.vcd");
24
          $dumpvars(1);
25
       end
27 endmodule
```

```
2 module Carry(p, q, rin, c);
      input p, q, rin;
 3
      output c;
 4
      assign c = (p \& q) \mid rin\&(p \land q);
6 endmodule
8 module Sum(p, q, rin, s);
      input p, q, rin;
output s;
9
10
11
      assign s = p \land q \land rin;
12 endmodule
13
14 module Carry_LookAhead_Adder(a, b, cin, s, c);
      input[3:0] a, b;
15
16
      input cin;
17
      output [3:0] s;
18
      output c;
19
      wire c1, c2, c3;
20
21
22
      Carry z1(a[0], b[0], cin, c1);
Carry z2(a[1], b[1], c1, c2);
      Carry z3(a[2], b[2], c2, c3);
Carry z4(a[3], b[3], c3, c);
23
24
25
26
      Sum s1(a[0], b[0], cin, s[0]);
      Sum s2(a[1], b[1], c1, s[1]);
Sum s3(a[2], b[2], c2, s[2]);
Sum s4(a[3], b[3], c3, s[3]);
27
28
   endmodule
```



Output for four-bit Carry Look-Ahead Adder (CLA)

Waveform:



Waveform for four-bit Carry Look-Ahead Adder (CLA)