Date: 19-10-2022

Assignment-9

Aim: To understand and implement the different types of Flipflops in digital Electronics.

Table of Contents

Jk flipflop	2
D-flipflop	4
T-flipflop	6

About Flip-flops:

- The flip-flops are basically the circuits that maintain a certain state unless and until directed by the input for changing that state.
- Basically it is a circuit with two stable states that can be used to store binary data. The stored data can be changed by applying varying inputs.

There are basically 4 types of flip-flops:

- 1. SR Flip Flop
- 2. JK Flip Flop
- 3. D Flip Flop
- 4. T Flip Flop


Applications of flip-flops:

- Frequency dividers
- Counters
- Storage registers
- Shift registers
- Data storage


List of Questions:

Q1. Write a Verilog code to implement J-K flip flop and validate the code via a suitable Test bench code.


Verilog Code:



Waveform:



Logisim Circuit:



Truth table:

J_n	K_n	Q_n	$\overline{Q_n}$	Q_{n+1}	Action	
0	0	0	1	0	- 0 - No change	
0	0	1	0	1	$=Q_n=$ No change	
0	1	0	1	0	= 0 = Reset	
0	1	1	0	0		
1	0	0	1	1	= 1 = Set	
1	0	1	0	1		
1	1	0	1	1	$=\overline{Q_n}=$ Toggle	
1	1	1	0	0		

From the truth table, the characteristic equation is represented as

JK Q _n	JΚ	Jκ	JK	JK	_
\overline{Q}_{n}			1	1	
Q_n	1			1	F

From the k-Map,

$$Q_{n+1} = Q'_n J + Q_n K'$$

Q2. Write a Verilog code to implement D flip flop and validate the code via a suitable Test bench code.


Verilog Code:

```
testbench.sv +
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          design.sv
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SV/Verilog Testbench
               2 // 21BCP322
               3 module Dff_tb;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   module dff(input reset, input clk, input d, output reg q, output qnot);
             4 |
5 reg clk=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     assign qnot=~q;
always @(posedge clk)
if (reset) q<=1'b0; else
case ([d])</pre>
             6 reg d=0;
               7 reg reset=1;
               8 wire q, qnot;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    9 2'b0: q<=1'b0;
10 2'b1: q<=1'b1;
          dff dut(reset, clk, d, q,qnot);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  11 endcase
          12 initial
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    12 endmodule
      | begin | Sdumpfile("dump.vcd"); | Sdumpvars(1); | d=1'b0; | for the state | S
         19 end
      20
21 always #1 clk=~clk;
       23 endmodule
```

Waveform:




Circuit diagram:



Truth table:

]	Q`	Q	CLK	D
	1	О	О	О
	1	О	1	О
1	1	О	О	1
1	О	1	1	1

From the truth table,




We get


Qn+1=D.

Q3. Write a Verilog code to implement T flip flop and validate the code via a suitable Test bench code.


Verilog code:



Waveform:



Circuit diagram:



Truth table:

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

From the truth table,

$$\begin{array}{c|cc} \overline{Q}_N & Q_N \\ \hline T & 0 & 1 \\ T & 1 & 0 \\ \end{array}$$

We get

$$Q+1 = T.Q + T.Q$$