

Date: 19-10-2022

Assignment-9

Aim: To understand and implement the different types of Flipflops in digital Electronics.

Table of Contents

Jk flipflop	2
D-flipflop.....	4
T-flipflop	6

About Flip-flops:

- The flip-flops are basically the circuits that maintain a certain state unless and until directed by the input for changing that state.
- Basically it is a circuit with two stable states that can be used to store binary data. The stored data can be changed by applying varying inputs.

There are basically 4 types of flip-flops:

1. SR Flip Flop
2. JK Flip Flop
3. D Flip Flop
4. T Flip Flop

Applications of flip-flops:

- Frequency dividers
- Counters
- Storage registers
- Shift registers
- Data storage

List of Questions:


Q1. Write a Verilog code to implement J-K flip flop and validate the code via a suitable Test bench code.

Verilog Code:


```
testbench.sv
1 // Akshat shah
2 // 218CP322
3 module JK_tb;
4 reg clk=0;
5 reg j=0;
6 reg k=0;
7 reg reset=1;
8 wire q, qnot;
9
10 jkff dut(reset, clk,j,k,q,qnot);
11
12 initial
13 begin
14     $dumpfile("dump.vcd");
15     $dumpvars(1);
16     j=1'b1;
17     k=1'b1;
18     #5 reset=1'b0;
19     #25 $finish;
20 end
21
22 always #1 clk=~clk;
23
24 endmodule

design.sv
1 // JK-flipflop
2
3 module jkff(input reset, input clk, input j, input k, output reg q, output
qnot);
4
5 assign qnot=~q;
6 always @(posedge clk) // always at the positive edge of the clock
7 if (reset) q<=1'b0;
8 else
9 case ({j, k})
10 2'b00: q<=q;
11 2'b01: q<=1'b0;
12 2'b10: q<=1'b1;
13 2'b11: q<=~q;
14 endcase
15 endmodule
16
```

Waveform:



Logisim Circuit:



Truth table:

J_n	K_n	Q_n	$\overline{Q_n}$	Q_{n+1}	Action
0	0	0	1	0	$= Q_n = \text{No change}$
0	0	1	0	1	
0	1	0	1	0	$= 0 = \text{Reset}$
0	1	1	0	0	
1	0	0	1	1	$= 1 = \text{Set}$
1	0	1	0	1	
1	1	0	1	1	$= \overline{Q_n} = \text{Toggle}$
1	1	1	0	0	

From the truth table, the characteristic equation is represented as

JK


	$\overline{J}\overline{K}$	$\overline{J}K$	JK	$J\overline{K}$
Q_n			1	1
$\overline{Q_n}$				
Q_n	1			1

From the k-Map,


$$Q_{n+1} = Q'_n J + Q_n K'$$

Verilog Code:

Waveform:



Circuit diagram:



Truth table:

D	CLK	Q	Q'
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

From the truth table,

		Q _n	
		0	1
D	0		x
	1	1	x

We get


$$Q_{n+1} = D.$$

Q3. Write a Verilog code to implement T flip flop and validate the code via a suitable Test bench code.


Verilog code:

testbench sv	design sv
<pre>1 // Akshat shah 2 // 21BCP322 3 module Tff_tb; 4 5 reg clk=0; 6 reg t=0; 7 reg reset=1; 8 wire q, qnot; 9 10 tff dut(reset, clk, t, q, qnot); 11 12 initial 13 begin 14 \$dumpfile("dump.vcd"); 15 \$dumpvars(1); 16 t=1'b0; 17 18 #5 reset=1'b0; 19 #25 \$finish; 20 end 21 22 always #1 clk=~clk; 23 24 endmodule</pre>	<pre>1 // T flipflop 2 3 module tff(input reset, input clk, input t, output reg q, output qnot); 4 5 assign qnot=~q; 6 always @(posedge clk) 7 if (reset) q<=1'b0; else 8 case ({t}) 9 1'b0: q<=q; 10 1'b1: q<=~q; 11 12 endcase 13 endmodule</pre>

Waveform:



Circuit diagram:



Truth table:

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

From the truth table,

	$\overline{Q_N}$	Q_N
\overline{T}	0	1
T	1	0

We get

$$Q_{n+1} = \overline{T} \cdot Q_n + T \cdot \overline{Q_n}$$