Name - Akshat Shah

Roll No - 21BCP322

Sem – III

Digital Electronics and Computer Organization Lab

Course Code – 20CP203P



Department of Computer Science Engineering School of Technology, Pandit Deendayal Energy University Date: 17-08-2022

Assignment-2

Regarding how basic gates work up on interfacing with a hardware description language (HDL) Verilog.

Table of Contents

	AND gate	
2.	OR gate	. 2
3.	XOR gate	. 3
4.	NOR gate	. 4
5.	NAND gate	. 5
6.	XNOR gate	. 6

List of Figures

Fig 1.1 - Testbench and design code for AND gate1
Fig 1.2 - Output as truth table of AND
Fig 1.3 - Waveform of AND gate output1
Fig 2.1 - Testbench and design code for OR gate2
Fig 2.2 - Output as truth table of OR gate2
Fig 2.3 - Waveform of OR gate output2
Fig 3.1 - Testbench and design code for XOR gate3
Fig 3.2 - Output as truth table of XOR gate3
Fig 3.3 - Waveform of XOR gate output
Fig 4.1 - Testbench and design code for NOR gate4
Fig 4.2 - Output as truth table of NOR gate4
Fig 4.3 - Waveform of NOR gate output4
Fig 5.1 - Test bench and design code for NAND gate5
Fig 5.2 - Output as truth table of NAND gate5
Fig 5.3 - Waveform of NAND gate output5
Fig 6.1 - Testbench and design code for XNOR gate6
Fig 6.2 - Output as truth table of XNOR gate6
Fig 6.3 - Waveform of XNOR gate output6

1. AND gate

Question: Design an AND gate with Logisim. Use the input and output labels according to given truth table. Write a Verilog code to implement AND gate. Write the corresponding Testbench code for the verification of your Verilog code.

Code:

```
testbench.sv +
                                                                                                                                                             SV/Verilog Testbench
                                                                                                                                                                                                              module andgate (A,B,Y);
                                                                                                                                                                                                                  input A, B;
                                                                                                                                                                                                                 output Y;
assign Y = A & B;
     4 // test bench for AND gate
    module andgate_tb; // creating a module which includes AND gate
                                      // declaring a mounte which includes AND gate
// declaring A and B as reg to store iput values to be given
// connecting to get output values
                                                     // Instantiating by order as declared in module
            andgate a1(A,B,Y);
                   tial
egin // beginning execution
A=0;B=0; #2; // assigning values as input
$display("a=%b and b=%b",A,B); // for d
$display("y=%b",Y);
A=0;B=1; #2;
$display("a=%b and b=%b",A,B);
$display("y=%b",Y);
A=1;B=0; #2;
$display("a=%b and b=%b",A,B);
$display("a=%b and b=%b",A,B);
$display("y=%b",Y);
A=1;B=1; #2;
$display("y=%b",Y);
A=1;B=1; #2;
$display("y=%b",Y);
and // ending execution
                                                                                   // for display of values entered
            end // ending execution
initial
                   $dumpfile("dump.vcd"); // for storing information of waveform
$dumpvars(1); // specifying part of design to be stored as waveform
                end
        endmodule
                                       // enclosing the module
```

Fig 1.1 - Testbench and design code for AND gate

Output:

```
[2022-08-20 12:33:44 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.

a=0 and b=0
y=0
a=0 and b=1
y=0
a=1 and b=0
y=0
a=1 and b=1
y=1
Done
```

Fig 1.2 - Output as truth table of AND



Fig 1.3 - Waveform of AND gate output

2. OR gate

<u>Question</u>: Design an OR gate with Logisim. Use the input and output labels according to given truth table. Write a Verilog code to implement OR gate. Write the corresponding Testbench code for the verification of your Verilog code.

Code:

Fig 2.1 - Testbench and design code for OR gate

Output:

```
[2022-08-20 12:57:55 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.

a=0 and b=0
y=0
a=0 and b=1
y=1
a=1 and b=0
y=1
a=1 and b=1
y=1
Finding VCD file...
./dump.vcd
[2022-08-20 12:57:55 EDT] Opening EPWave...
Done
```

Fig 2.2 - Output as truth table of OR gate




Fig 2.3 - Waveform of OR gate output

3. XOR gate

Question: Design an XOR gate with Logisim. Use the input and output labels according to given truth table. Write a Verilog code to implement XOR gate. Write the corresponding Testbench code for the verification of your Verilog code.

Code:

Fig 3.1 - Testbench and design code for XOR gate

Output:

```
[2022-08-20 13:13:03 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

VCD info: dumpfile dump.vcd opened for output.

a=0 and b=0
y=0
a=0 and b=1
y=1
a=1 and b=0
y=1
a=1 and b=1
y=0
Finding VCD file...
./dump.vcd
[2022-08-20 13:13:04 EDT] Opening EPWave...

Done
```

Fig 3.2 - Output as truth table of XOR gate




Fig 3.3- Waveform of XOR gate output

4. NOR gate

Question: Design a NOR gate with Logisim. Use the input and output labels according to given truth table. Write a Verilog code to implement NOR gate. Write the corresponding Testbench code for the verification of your Verilog code.

Code:

Fig 4.1 - Testbench and design code for NOR gate

Output:

```
[2022-08-20 13:21:54 EDT] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.

a=0 and b=0
y=1
a=0 and b=1
y=0
a=1 and b=0
y=0
a=1 and b=1
y=0
Finding VCD file...
./dump.vcd

[2022-08-20 13:21:54 EDT] Opening EPWave...
Done
```

Fig 4.2 - Output as truth table of NOR gate




Fig 4.3 - Waveform of NOR gate output

5. NAND gate

Question: Design a NAND gate with Logisim. Use the input and output labels according to given truth table. Write a Verilog code to implement NAND gate. Write the corresponding Testbench code for the verification of your Verilog code.

Code:




Fig 5.1 - Test bench and design code for NAND gate

Output:

```
[2022-08-20 13:26:35 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
a=0 and b=0
y=1
a=0 and b=1
y=1
a=1 and b=0
y=1
a=1 and b=1
y=0
Finding VCD file...
./dump.vcd
[2022-08-20 13:26:35 EDT] Opening EPWave...
Done
```

Fig 5.2 - Output as truth table of NAND gate




Fig 5.3- Waveform of NAND gate output

6. XNOR gate

Question: Design an XNOR gate with Logisim. Use the input and output labels according to given truth table. Write a Verilog code to implement XNOR gate. Write the corresponding Testbench code for the verification of your Verilog code.

Code:

```
testbench.sv
                                                                                                         SV/Verilog Testbench
   1 // Akshat Shah
2 // 21BCP322
                                                                                                                                         module xnorgate (A,B,Y);
                                                                                                                                            input A, B;
                                                                                                                                            output Y; assign Y = \sim (\sim A \&\&B \mid \mid A \&\&\sim B);
    // test bench for XNOR gate
                                                                                                                                       5 endmodule
   module xnorgate_tb; // creating a module which includes the gate
        reg A,B; // declaring A and B as reg to store iput values to be given wire Y; // connecting to get output values xnorgate al(A,B,Y); // Instantiating by order as declared in module
             // for display of values entered
             Sdisplay("y=%b",Y);
A=1;B=1; #2;
$display("a=%b and b=%b",A,B);
$display("y=%b",Y);
        end // ending execution initial
              $dumpfile("dump.vcd"); // for storing information of waveform
                                          // specifying part of design to be stored as waveform
             $dumpvars(1);
  31 endmodule
                          // enclosing the module
```

Fig 6.1 - Testbench and design code for XNOR gate

Output:

```
[2022-08-20 13:33:57 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

VCD info: dumpfile dump.vcd opened for output.

a=0 and b=0

y=1

a=0 and b=1

y=0

a=1 and b=0

y=0

a=1 and b=1

y=1

Finding VCD file...
./dump.vcd

[2022-08-20 13:33:57 EDT] Opening EPWave...

Done
```

Fig 6.2 - Output as truth table of XNOR gate




Fig 6.3 - Waveform of XNOR gate output

