


Date: 16-09-2022

Assignment-5

Aim: Implementation of Subtractor circuits

Question-1: Write a Verilog code to design a Half subtractor and test it using the Waveform.



1.1 Circuit diagram of half subtractor

Test bench Code

```

1 //
2 module tb_Half_Subtractor;
3   reg X, Y;
4   wire D, B;
5   Half_Subtractor s1 (X, Y, D, B);
6   initial
7     begin
8       $display("Half Subtractor ");
9       $display("Difference = A XOR B");
10      $display("Borrow = A' AND B");
11
12      X=0; Y=0; #1;
13      $display("X = %b , Y = %b", X, Y);
14      $display("Difference = %b, Borrow = %b", D, B);
15
16      X=0; Y=1; #1;
17      $display("X = %b , Y = %b", X, Y);
18      $display("Difference = %b, Borrow = %b", D, B);
19
20      X=1; Y=0; #1;
21      $display("X = %b , Y = %b", X, Y);
22      $display("Difference = %b, Borrow = %b", D, B);
23
24      X=1; Y=1; #1;
25      $display("X = %b , Y = %b", X, Y);
26      $display("Difference = %b, Borrow = %b", D, B);
27
28    end
29  initial
30    begin
31      $dumpfile("dump.vcd");
32      $dumpvars(1);
33    end
34 endmodule

```

Design Code

```

1 // 21BCP322 Akshat Shah
2 module Half_Subtractor(x, y, d, b);
3   input x, y;
4   output d, b;
5   assign d = x ^ y;
6   assign b = ~x & y;
7 endmodule

```

Output:

```
Log Share
[2022-09-12 12:40:17 EDT] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
Half Subtractor
Difference = A XOR B
Borrow = A' AND B
VCD info: dumpfile dump.vcd opened for output.
X = 0 , Y = 0
Difference = 0, Borrow = 0
X = 0 , Y = 1
Difference = 1, Borrow = 1
X = 1 , Y = 0
Difference = 1, Borrow = 0
X = 1 , Y = 1
Difference = 0, Borrow = 0
Finding VCD file...
./dump.vcd
[2022-09-12 12:40:18 EDT] Opening EPWave...
Done
```

Figure 1.1: Output for Half Subtractor

Waveform:





Fig EP Waveform for Half Subtractor

Question 2 :Write a Verilog code to design a Full subtractor using Half subtractors and test it using the Waveform.



Circuit diagram of full subtractor

Test bench Code

```

2 module tb_Full_Subtractor;
3   reg A, B, Bin;
4   wire D, Bout;
5   Full_Subtractor s1 (A, B, Bin, D, Bout);
6   initial
7     begin
8       $display("Full Subtractor ");
9       $display("Difference = A XOR B XOR Bin");
10      $display("Borrow = A'B + Bin(A XOR B)");
11
12      A=0; B=0; Bin=0; #1;
13      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
14      $display("Difference = %b, Borrow = %b", D, Bout);
15
16      A=0; B=0; Bin=1; #1;
17      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
18      $display("Difference = %b, Borrow = %b", D, Bout);
19
20      A=0; B=1; Bin=0; #1;
21      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
22      $display("Difference = %b, Borrow = %b", D, Bout);
23
24      A=0; B=1; Bin=1; #1;
25      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
26      $display("Difference = %b, Borrow = %b", D, Bout);
27
28      A=1; B=0; Bin=0; #1;
29      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
30      $display("Difference = %b, Borrow = %b", D, Bout);
31
32      A=1; B=0; Bin=1; #1;
33      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
34      $display("Difference = %b, Borrow = %b", D, Bout);
35
36      A=1; B=1; Bin=0; #1;
37      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
38      $display("Difference = %b, Borrow = %b", D, Bout);
39
40      A=1; B=1; Bin=1; #1;
41      $display("A = %b , B = %b , Bin = %b", A, B, Bin);
42      $display("Difference = %b, Borrow = %b", D, Bout);
43    end
44  initial
45    begin
46      $dumpfile("dump.vcd");
47      $dumpvars(1);
48    end
49 endmodule

```

Design Code

```

2 module Half_Subtractor(x, y, d, b);
3   input x, y;
4   output d, b;
5   assign d = x ^ y;
6   assign b = ~x & y;
7 endmodule
8
9 module OR(p, q, r);
10  input p, q;
11  output r;
12  assign r = p | q;
13 endmodule
14
15 module Full_Subtractor(a, b, bin, d, bout);
16  input a, b, bin;
17  output d, bout;
18  wire b1, b2, d1;
19
20  Half_Subtractor h1(a, b, d1, b1);
21  Half_Subtractor h2(d1, bin, d, b2);
22
23  OR o1(b1, b2, bout);
24 endmodule


```

Output:

```
Log Share
[2022-09-12 12:42:00 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
Full Subtractor
Difference = A XOR B XOR Bin
Borrow = A'B + Bin(A XOR B)'
VCD info: dumpfile dump.vcd opened for output.
A = 0 , B = 0 , Bin = 0
Difference = 0, Borrow = 0
A = 0 , B = 0 , Bin = 1
Difference = 1, Borrow = 1
A = 0 , B = 1 , Bin = 0
Difference = 1, Borrow = 1
A = 0 , B = 1 , Bin = 1
Difference = 0, Borrow = 1
A = 1 , B = 0 , Bin = 0
Difference = 1, Borrow = 0
A = 1 , B = 0 , Bin = 1
Difference = 0, Borrow = 0
A = 1 , B = 1 , Bin = 0
Difference = 0, Borrow = 0
A = 1 , B = 1 , Bin = 1
Difference = 1, Borrow = 1
Finding VCD file...
./dump.vcd
[2022-09-12 12:42:00 EDT] Opening EPWave...
Done
```


Output for Full Subtractor

Waveform:



Waveform for Full Subtractor

Question 3: Write the Verilog code (either structural or behavioural) for a 4-bit ripple carry adder. The block diagram of a 4-bit ripple carry adder has been given in Figure 3.1 for your reference.



Circuit diagram of 4-bit ripple carry adder

Test bench Code

```

2 module tb_Ripple_Adder;
3   reg [3:0] A, B;
4   wire [3:0] S;
5   wire C;
6   Ripple_Adder ca(A, B, S, C);
7
8   initial
9     begin
10      $display("Ripple Adder ");
11
12      A=5; B=3; #1;
13      $display("A = %b , B = %b", A, B);
14      $display("Sum = %0h, Carry = %0h", S, C);
15
16      A=14; B=13; #1;
17      $display("A = %b , B = %b", A, B);
18      $display("Sum = %0h, Carry = %0h", S, C);
19    end
20  initial
21    begin
22      $dumpfile("dump.vcd");
23      $dumpvars(1);
24    end
25 endmodule

```

Design code

```

2 module Full_Adder(a, b, cin, s, c);
3   input a, b, cin;
4   output s, c;
5   assign s = a ^ b ^ cin;
6   assign c = (a & b) | (cin & (a ^ b));
7 endmodule
8
9 module Ripple_Adder(x, y, s, c);
10  input [3:0] x, y;
11  output [3:0] s;
12  output c;
13  wire c1, c2, c3;
14
15  Full_Adder a1(x[0], y[0], 1'b0, s[0], c1);
16  Full_Adder a2(x[1], y[1], c1, s[1], c2);
17  Full_Adder a3(x[2], y[2], c2, s[2], c3);
18  Full_Adder a4(x[3], y[3], c3, s[3], c);
19 endmodule

```

Output:

Log Share


```

[2022-09-12 12:43:53 EDT] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
Ripple Adder
VCD info: dumpfile dump.vcd opened for output.
A = 0101 , B = 0011
Sum = 8, Carry = 0
A = 1110 , B = 1101
Sum = b, Carry = 1
Finding VCD file...
./dump.vcd
[2022-09-12 12:43:54 EDT] Opening EPWave...
Done

```


: Output for four-bit Ripple Carry Adder

Waveform:



Waveform for four-bit Ripple Carry Adder

Question 4: Write the Verilog code to construct a 4-bit adder-subtractor using. The logic diagram of a 4-bit adder-subtractor using a ripple carry adder has been given in Figure 4.1 for your reference.



Circuit diagram of 4-bit adder-subtractor

Test Bench code

```

2 module tb_Adder_Subtractor;
3   reg [3:0] A, B;
4   reg In;
5   wire [3:0] R;
6   wire O;
7   Adder_Subtractor as(A, B, In, R, O);
8
9   initial
10    begin
11      $display("Adder Subtractor|");
12
13      A=5; B=3; In=0; #1;
14      $display("A = %b , B = %b , In = 0", A, B, In);
15      $display("Sum = %d , Carry = %d", R, O);
16
17      A=12; B=3; In=1; #1;
18      $display("A = %b , B = %b , In = %b", A, B, In);
19      $display("Difference = %d , Borrow = %d", R, O);
20    end
21  initial
22    begin
23      $dumpfile("dump.vcd");
24      $dumpvars(1);
25    end
26  end
27 endmodule

```

Design Code

```

2 module Full_Adder(x, y, zin, s, c);
3   input x, y, zin;
4   output s, c;
5   assign s = x ^ y ^ zin;
6   assign c = (x & y) | (zin & (x ^ y));
7 endmodule
8
9 module XOR(p, q, r);
10  input p, q;
11  output r;
12  assign r = p ^ q;
13 endmodule
14
15 module Adder_Subtractor(a, b, in, r, o);
16  input [3:0] a, b;
17  input in;
18  output [3:0] r;
19  output o;
20  wire f1, f2, f3;
21  wire k1, k2, k3, k4;
22
23  XOR x1(b[0], in, k1);
24  XOR x2(b[1], in, k2);
25  XOR x3(b[2], in, k3);
26  XOR x4(b[3], in, k4);
27
28  Full_Adder a1(a[0], k1, in, r[0], f1);
29  Full_Adder a2(a[1], k2, f1, r[1], f2);
30  Full_Adder a3(a[2], k3, f2, r[2], f3);
31  Full_Adder a4(a[3], k4, f3, r[3], o);
32 endmodule


```

Output:

```
Log Share
[2022-09-12 12:46:00 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
Adder Subtractor
VCD info: dumpfile dump.vcd opened for output.
A = 0101 , B = 0011 , In = 00
Sum = 8 , Carry = 0
A = 1100 , B = 0011 , In = 1
Difference = 9 , Borrow = 1
Finding VCD file...
./dump.vcd
[2022-09-12 12:46:01 EDT] Opening EPWave...
Done
```


Output for four-bit Adder-cum-Subtractor

Waveform:



Waveform for four-bit Adder-cum-Subtractor

Question 5: Write the Verilog code for a 4-bit carry look-ahead adder (CLA). The block diagram of the same has been given in Figure 3.



Circuit diagram of 4 bit CLA

Test bench code

```

2 module tb_Carry_LookAhead_Adder;
3   reg [3:0] A, B;
4   reg In;
5   wire [3:0] R;
6   wire 0;
7   Carry_LookAhead_Adder as(A, B, In, R, 0);
8
9   initial
10    begin
11      $display("Carry Look Ahead Adder ");
12
13      A=9; B=3; In=1; #1;
14      $display("A = %b , B = %b , In = 0", A, B, In);
15      $display("Sum = %d , Carry = %d", R, 0);
16
17      A=12; B=3; In=0; #1;
18      $display("A = %b , B = %b , In = %b", A, B, In);
19      $display("Sum = %d , Carry = %d", R, 0);
20    end
21  initial
22    begin
23      $dumpfile("dump.vcd");
24      $dumpvars(1);
25    end
26  end
27 endmodule

```

Design Code

```

2 module Carry(p, q, rin, c);
3   input p, q, rin;
4   output c;
5   assign c = (p & q) | rin&(p ^ q);
6 endmodule
7
8 module Sum(p, q, rin, s);
9   input p, q, rin;
10  output s;
11  assign s = p ^ q ^ rin;
12 endmodule
13
14 module Carry_LookAhead_Adder(a, b, cin, s, c);
15   input [3:0] a, b;
16   input cin;
17   output [3:0] s;
18   output c;
19   wire c1, c2, c3;
20
21   Carry z1(a[0], b[0], cin, c1);
22   Carry z2(a[1], b[1], c1, c2);
23   Carry z3(a[2], b[2], c2, c3);
24   Carry z4(a[3], b[3], c3, c);
25
26   Sum s1(a[0], b[0], cin, s[0]);
27   Sum s2(a[1], b[1], c1, s[1]);
28   Sum s3(a[2], b[2], c2, s[2]);
29   Sum s4(a[3], b[3], c3, s[3]);
30 endmodule


```

Output:

```
Log Share
[2022-09-12 12:47:54 EDT] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
Carry Look Ahead Adder
VCD info: dumpfile dump.vcd opened for output.
A = 1001 , B = 0011 , In = 01
Sum = 13 , Carry = 0
A = 1100 , B = 0011 , In = 0
Sum = 15 , Carry = 0
Finding VCD file...
./dump.vcd
[2022-09-12 12:47:55 EDT] Opening EPWave...
Done
```

Output for four-bit Carry Look-Ahead Adder (CLA)

Waveform:



Waveform for four-bit Carry Look-Ahead Adder (CLA)