


Date:12-10-2022

Assignment-8

Aim: To implement sequential circuits(particularly SR latch and SR flipflop).


List of Questions:

Q1. An SR latch (Set/Reset) is an asynchronous device: it works independently of control signals and relies only on the state of the S and R inputs. The symbol, the circuit using NOR gates, and the truth table are shown below.



S	R	Q	Q'	
0	0	NC	NC	No change. Latch remained in present state.
1	0	1	0	Latch SET.
0	1	0	1	Latch RESET.
1	1	0	0	Invalid condition.

1. Generate the Boolean expression for the S-R latch from the truth table given in Table.



Finally We get

$$Q_{n+1} = S + Q_n R'$$


2. Write a module for NOR gate and develop a structural verilog code for the S-R latch using the NOR gate module.

Verilog code:

```
testbench.vv  +
1 // Akshat Shah
2 // 21BCP322
3 module SR_LATCH;
4   reg S,R;
5   wire Q,Q_not;
6   SR_latch sr(S,R,Q,Q_not);
7   initial
8   begin
9     // S=0;R=0;#5;
10    S=0;R=0;#5;
11    S=0;R=1;#5;
12    S=1;R=0;#5;
13    S=1;R=1;#5;
14  end
15  initial
16  begin
17    $dumpfile("dump.vcd");
18    $dumpvars(1);
19  end
20 endmodule

design.vv  +
1 // nor module for SR latch
2 module SR_latch(S,R,Q,Q_not);
3   input S,R;
4   output Q,Q_not;
5   wire r,s;
6   //not(Q_not,Q);
7   //nor(s,S);
8   //nor(r,R,C);
9   nor(Q_not,S,Q);
10  nor(Q,R,Q_not);
11 endmodule
```

Waveform:



Q2. In S-R latch we do not use a clock. Now if we add an additional clock at input so that the S and R inputs are active only when the clock is high. When the clock goes low, the state of flip-flop is latched and cannot change until the clock goes high again. This clocked addition in S-R latch is also called the S-R flip flop. Use the below given figure and truth table for S-R flip flop. We can add a clock in put in NAND latch in Figure , and can convert in S-R flip flop using NAND gates as: (similar results can be achieved via NOR Latch).





Figure 3: S-R Flip flop using NAND latch

CLOCK EDGE	S	R	Q	Q'	State
Positive/Negative	0	0	Q	Q'	No change
Positive/Negative	0	1	0	1	Reset State
Positive/Negative	1	0	1	0	Set State
Positive/Negative	1	1	X	X	Invalid

1)Generate the Boolean expression for the S-R flipflop using K-map and truth table.

From the truth table, K-map made is as under:



We get

$$Q_{n+1} = (SR + SR') (Q_n + Q'_n) + Q_n (S'R' + SR')$$

$$Q_{n+1} = S + Q_n R'$$


2) Write a verilog module for NAND gate and utilize it to develop a structural verilog module for S-R flip flop as per figure.

Verilog Code:

```
testbench.sv +
1 // Akshat Shah
2 // 21BCP322
3
4 module SR_flipFlop;
5   reg S,R,CLK;
6   wire Q,Q_not;
7   SR_FF sr(.q(Q),.q_not(Q_not),.s(S),.r(R),.clk(CLK));
8   initial
9     begin
10      //CLK=0;S=0;R=0;#5;
11      S=0;R=0;CLK=1;#5;
12      S=0;R=1;CLK=1;#5;
13      S=1;R=0;CLK=1;#5;
14      S=1;R=1;CLK=1;#5;
15    end
16  initial
17    begin
18      $dumpfile("dump.vcd");
19      $dumpvars(1);
20    end
21 endmodule

design.sv +
1 // nand module for SR flipflop
2
3 module SR_FF(q,q_not,s,r,clk);
4   input s,r,clk;
5   output q,q_not;
6   wire m,n;
7   nand(m,clk,s);
8   nand(n,clk,r);
9   nand(q,m,q_not);
10  nand(q_not,n,q);
11 endmodule
```

Waveform:




Q3. We can also develop a behavioral modeling based Verilog code for the S-R latch. Here we can use the if-else logic to assign values for output based on the input conditions.

1) Develop a behavioral verilog code using if-else statements for S-R latch.

Verilog code:

```
testbench.sv  +
1 // Akshat Shah
2 // 21BCP322
3
4 module SR_LATCH;
5   reg S,R;
6   wire Q,Q_not;
7   SR_latch sr(S,R,Q,Q_not);
8   initial
9   begin
10    // S=0;R=0;#5;
11    S=0;R=0;#5;
12    S=0;R=1;#5;
13    S=1;R=0;#5;
14    S=1;R=1;#5;
15  end
16  initial
17  begin
18    $dumpfile("dump.vcd");
19    $dumpvars(1);
20  end
21 endmodule
22
design.sv  +
2 // if-else block for SR latch
3 module SR_LATCH(q,q_not,s,r);
4   input s,r;
5   output q,q_not;
6   reg q,q_not;
7
8   begin
9     if(s==1)
10     begin
11       q=1;
12       q_not=0;
13     end
14     else if(r==1)
15     begin
16       q=0;
17       q_not=1;
18     end
19     else if(s==1 & r==1)
20     begin
21       q=q;
22       q_not=q_not;
23     end
24   end
25 endmodule
26
```

Waveform:




Q4. Develop a similar behavioral code and test bench for S-R flip flop using if-else condition as per question 3.

Verilog code:

```
testbench sv +
1 // Akshat Shah
2 // 21BCP322
3
4 module SR_flipFlop;
5     reg S,R,CLK;
6     wire Q,Q_not;
7     SR_FF sr(.q(Q),.q_not(Q_not),.s(S),.r(R),.clk(CLK));
8     initial
9     begin
10        //CLK=0;S=0;R=0;#5;
11        S=0;R=0;CLK=1;#5;
12        S=0;R=1;CLK=1;#5;
13        S=1;R=0;CLK=1;#5;
14        S=1;R=1;CLK=1;#5;
15    end
16    initial
17    begin
18        $dumpfile("dump.vcd");
19        $dumpvars(1);
20    end
21 endmodule

design sv +
3 // if-else block for SR flipflop
4 module SR_FF(q,q_not,s,r,clk);
5     input s,r,clk;
6     output q,q_not;
7     reg q,q_not;
8
9     always @(posedge clk or s or r)
10    begin
11        if(s==1)
12        begin
13            q=1;
14            q_not=0;
15        end
16        else if(r==1)
17        begin
18            q=0;
19            q_not=1;
20        end
21        else if(s==1 & r==1)
22        begin
23            q=q;
24            q_not=q_not;
25        end
26    end
27 endmodule
```

Waveform:



S-R flipflop using Logisim:

