
Date:12-10-2022

Assignment-8

Aim: To implement sequential circuits(particularly SR latch and SR flipflop).

List of Questions:

Q1. An SR latch (Set/Reset) is an asynchronous device: it works independently of control signals and relies only on the state of the S and R inputs. The symbol, the circuit using NOR gates, and the truth table are shown below.



S	R	Q	Q'	
0	0	NC	NC	No change. Latch remained in present state.
1	0	1	0	Latch SET.
0	1	0	1	Latch RESET.
1	1	0	0	Invalid condition.

1. Generate the Boolean expression for the S-R latch from the truth table given in Table.




Finally We get

$$Q_{n+1} = S + Q_nR'$$

2. Write a module for NOR gate and develop a structural verilog code for the S-R latch using the NOR gate module.

Verilog code:

Waveform:



Q2. In S-R latch we do not use a clock. Now if we add an additional clock at input so that the S and R inputs are active only when the clock is high. When the clock goes low, the state of flip-flop is latched and cannot change until the clock goes high again. This clocked addition in S-R latch is also called the S-R flip flop. Use the below given figure and truth table for S-R flip flop. We can add a clock in put in NAND latch in Figure , and can convert in S-R flip flop using NAND gates as: (similar results can be achieved via NOR Latch).





Figure 3: S-R Flip flop using NAND latch

CLOCK EDGE	S	R	Q	Q'	State
Positive/Negative	0	0	Q	Q'	No change
Positive/Negative	0	1	0	1	Reset State
Positive/Negative	1	0	1	0	Set State
Positive/Negative	1	1	X	X	Invalid

1)Generate the Boolean expression for the S-R flipflop using K-map and truth table.

From the truth table, K-map made is as under:



We get

$$Q_{n+1} = (SR + SR')(Q_n + Q'_n) + Q_n(S'R' + SR')$$

$$Q_{n+1} = S + Q_n R'$$

2)Write a verilog module for NAND gate and utlize it to develop a structural verilog module for S-R flip flop as per figure.


Verilog Code:

Waveform:




- Q3. We can also develop a behavioral modeling based Verilog code for the S-R latch. Here we can use the if-else logic to assign values for output based on the input conditions.
- 1)Develop a behavioral verilog code using if-else statements for S-R latch.

Verilog code:



Waveform:



Q4. Develop a similar behavioral code and test bench for S-R flip flop using if-else condition as per question 3.

Verilog code:

```
testbench.sv 🕂
                                                                                                                                                                                  design.sv +
                                                                                                                                                                                          // if-else block for SR flipflop
module SR_FF(q,q_not,s,r,clk);
input s,r,clk;
output q,q_not;
                                                                                                                                         SV/Verilog Testbench
     1 // Akshat Shah
        // 21BCP322
    4 module SR_flipFlop;
           reg S,R,CLK;
wire Q,Q_not;
SR_FF sr(.q(Q),.q_not(Q_not),.s(S),.r(R),.clk(CLK));
initial
                                                                                                                                                                                              reg q,q_not;
                                                                                                                                                                                              always @(posedge clk or s or r)
begin
if(s==1)
 8 initial
9 begin
10 //CL
11 S=0;
12 S=0;
13 S=1;
14 S=1;
15 end
16 initial
17 begin
18 $dun
19 $dun
20 end
21 endmodule
               nttial
begin
//CLK=0;S=0;R=0;#5;
S=0;R=0;CLK=1;#5;
S=0;R=1;CLK=1;#5;
S=1;R=0;CLK=1;#5;
S=1;R=1;CLK=1;#5;
                                                                                                                                                                                                         begin
                                                                                                                                                                                                             q=1;
q_not=0;
                                                                                                                                                                                                      end
else if(r==1)
                                                                                                                                                                                                         begin
q=0;
               begin
  $dumpfile("dump.vcd");
  $dumpvars(1);
                                                                                                                                                                                                              q_not=1;
                                                                                                                                                                                                      end
else if(s==1 & r==1)
                                                                                                                                                                                                          begin
                                                                                                                                                                                                             q=q;
                                                                                                                                                                                                              q_not=q_not;
                                                                                                                                                                                    26 end
27 endmodule
```

Waveform:



S-R flipflop using Logisim:

