Name - Akshat Shah

Roll No - 21BCP322

Sem – III

<u>Digital Electronics and Computer Organization Lab</u>

Course Code – 20CP203P



Department of Computer Science Engineering School of Technology, Pandit Deendayal Energy University Date: 24-08-2022

Assignment-3

Aim: To learn module instantiation using structural and behavioral methods.

Table of Contents

1. Behavioral Code for expressions:...... Error! Bookmark not defined.

1.1.
$$F(A, B, C) = A'BC + AB'C + ABC$$

$$1.2 \text{ F(A, B, C, D)} = \text{ABCD'} + \text{A'BC D} + \text{AB'CD'} + \text{ABC}$$

$$1.3 F(A, B, C, D, E, F) = ABC + DE + F$$

$$1.4 \text{ F(A, B)} = (A'+B') (A+B') (A'+B) (A+B)$$

$$1.5 F(A, B) = ((A.B')' + ((A)'(B)')')'$$

$$1.6 F(A, B) = (((A)'+B)'. ((A)'+(B)')')'$$

- XOR gate using Behavioural and Structural code Error! Bookmark not defined.
- 3. Structural Code for expressions: Error! Bookmark not defined.


$$3.2 F(A, B, C, D, E) = ((A+B).(C+D+E))$$


4. Structural code using NAND and NOR gates Error! Bookmark not defined.

$$4.1 F(A, B, C) = (AB'C) + (AB'C')$$

$$4.2 \text{ F(A, B)} = \text{A'B'} + \text{AB'} + \text{A'B} + \text{AB}$$

- Instantiate XOR gate using AND, OR, NOT gate ... Error! Bookmark not defined.
- 6. Implement Y = A'.B'.C'+ A'.B.C'+ A.B'.C'+ A.B'.C.....





List of Questions:

Question 1: Implement the following expression using the Verilog Hardware Description Language (HDL)then compare with truth table whether your circuit produced same output or not? Moreover, verify your circuit against the waveform.

1.1 F(A, B, C) = A'BC + AB'C + ABC

Verilog Code:

```
testbench.sv +
    1 // Akshat Shah
2 // 21BCP322
                                                                                                                          SV/Verilog Testbench
                                                                                                                                                                    1 // F(A, B, C)= A'BC + AB'C + ABC
2 module lab3_que1(a,b,c,f);
                                                                                                                                                                    input a,b,c;
output f;
sasign f = ((~a)&b&c)|(a&(~b)&c)|(a&b&(~c));
endmodule
    4 // test bench code
   module lab3_que1_tb; // creating a module
reg A,B,C; //declaring reg to store input values to be given
wire F; // connecting to get output values
          lab3_quel al(A,B,C,F); // Instantiating by order as declared in module
                                               // beginning execution
  13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
               // assigning values as input
A=0,8=0;C=0;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
                A=0;B=0;C=1;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
                A=0;B=1;C=0;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
                A=0;B=1;C=1;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
                A=1;B=0;C=0;#1;   
$display("A=%b and B=%b and C=%b",A,B,C);   
$display("F=%b",F);
                          // ending execution
          initial
             begin Sdumpfile("dump.vcd"); // for storing information of waveform $dumpvars(1); // specifying part of design to be stored as waveform
  43 endmodule
                                 // enclosing the module
```

Fig 1.1.1- Testbench and design code

Output:

```
A=0 and B=0 and C=0
F=0
A=0 and B=0 and C=1
F=0
A=0 and B=1 and C=0
F=0
A=0 and B=1 and C=1
F=1
A=1 and B=0 and C=0
F=0
```

Fig 1.1.2 - Output as Truth table



Fig 1.1.3- Waveform for output

1.2 F(A, B, C, D) = ABCD' + A'BCD + AB'CD' + ABC

Verilog Code:

```
testbench.sv +
    1 // Akshat Shah
2 // 21BCP322
                                                                                                                              SV/Verilog Testbench
                                                                                                                                                                         1 // F(A, B, C, D) = ABCD' + A'BC D+ AB'CD' + ABC
                                                                                                                                                                           module lab3_que1_2(a,b,c,d,f);
    4 module lab3_que1_2_tb; // creating a module
                                                                                                                                                                               input a.b.c.d:
          reg A,B,C,D;
wire F;
                                                                                                                                                                                \begin{array}{ll} \text{mode } a_1 > 1, \\ \text{output } f; \\ \text{assign } f = (a \& b \& c \& (\sim d)) | ((\sim a) \& b \& c \& d) | (a \& (\sim b) \& c \& (\sim d)) | \ (a \& b \& c); \\ \end{array} 
           lab3_que1_2 a1(A,B,C,D,F); // Instantiating by order as declared in module
                                                                                                                                                                           endmodule
  9
10
           initial
                                                        // beginning execution
   11
12
13
14
15
16
17
18
              begin
                   // assigning values as input
                  A=0;B=0;C=0;D=0;#1;
$display("A=%b and B=%b and C=%b and D=%b",A,B,C,D);
$display("F=%b",F);
                  $display("A=%b and B=%b and C=%b and D=%b",A,B,C,D); $display("F=%b",F);
  19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
                   A=0;B=1;C=0;D=0;\#1; $ display("A=\%b \ and \ B=\%b \ and \ C=\%b \ and \ D=\%b",A,B,C,D); $ display("F=\%b",F); 
                   A=0; B=1; C=1; D=1; \#1; \\ $display("A=\%b \ and \ B=\%b \ and \ C=\%b \ and \ D=\%b", A, B, C, D); \\ $display("F=\%b", F); \\
                  A=1;B=0;C=0;D=0;#1;
                  $\frac{A-1,B-0,C-0,D-0,m1}{\text{sdisplay("A=\text{\text{B}} and B=\text{\text{\text{B}}} and C=\text{\text{\text{b}}} and D=\text{\text{\text{\text{B}}}",A,B,C,D);}$$\frac{1}{\text{sdisplay("F=\text{\text{\text{\text{B}}}",F);}}$
              end
                            // ending execution
           initial
              Sdumpfile("dump.vcd"); // for storing information of waverorm
Sdumpvars(1); // specifying part of design to be stored as waveform
   40 endmodule
                                   // enclosing the module
```

Fig 1.2.1- Testbench and design code

Output:

```
A=0 and B=0 and C=0 and D=0
F=0
A=0 and B=0 and C=1 and D=1
F=0
A=0 and B=1 and C=0 and D=0
F=0
A=0 and B=1 and C=1 and D=1
F=1
A=1 and B=0 and C=0 and D=0
F=0
```

Fig 1.2.2 - Output as truth table



Fig 1.2.3- Waveform of output

1.3 F(A, B, C, D, E, F) = ABC + DE + F

Verilog Code:

```
testbench.sv
   1 // Akshat Shah
2 // 21BCP322
                                                                                                  SV/Verilog Testbench
                                                                                                                                    1 // F(A, B, C, D, E, F) = ABC + DE + F
                                                                                                                                      module lab3_que1_3(a,b,c,d,e,f,w);
   4 module lab3_que1_3_tb; // creating a module
                                                                                                                                         input a,b,c,d,e,f;
                                                                                                                                     output w;
assign w = (a&b&c)|(d&e)|(f);
endmodule
        reg A,B,C,D,E,F;
        lab3_que1_3 a1(A,B,C,D,E,F,W); // Instantiating by order as declared in
        initial
                                                 // beginning execution
             // assigning values as input
A=0;B=0;C=0;D=0;E=0;F=0;#1;
$display("A=%b and B=%b and C=%b and D=%b and E=%b and F=%b",A,B,C,D,E,F);
$display("W=%b",W);
              A=0;B=0;C=0;D=0;E=0;F=1;\#1; \\ $display("A=\%b \ and \ B=\%b \ and \ C=\%b \ and \ D=\%b \ and \ E=\%b \ and \ F=\%b",A,B,C,D,E,F); \\ $display("W=\%b",W); 
 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
             A=0; B=0; C=0; D=0; E=1; F=0; \#1; \\ $display("A=\%b \ and \ B=\%b \ and \ C=\%b \ and \ E=\%b \ and \ F=\%b", A,B,C,D,E,F); \\ $display("W=\%b",W); 
             A=0;B=0;C=0;D=0;E=1;F=1;\#1; \\ $display("A=\%b \ and \ B=\%b \ and \ C=\%b \ and \ E=\%b \ and \ F=\%b",A,B,C,D,E,F); \\ $display("W=\%b",W); \\ 
                           // ending execution
        initial
           begin
              38 endmodule // enclosing the module
```

Fig 1.3.1- Testbench and design code

Output:

A=0 and B=0 and C=0 and D=0 and E=0 and F=0 W=0 A=0 and B=0 and C=0 and D=0 and E=0 and F=1 W=1 A=0 and B=0 and C=0 and D=0 and E=1 and F=0 W=0 A=0 and B=0 and C=0 and D=0 and E=1 and F=1 W=1

Fig 1.3.2 - Output as truth table



Fig 1.3.3- Waveform of output

1.4 F(A, B) = (A'+B')(A+B')(A'+B)(A+B)

Verilog Code:

```
testbench.sv +
                                                                                              SV/Verilog Testbench
                                                                                                                              1 // F(A, B)= (A'+B')(A+B')(A'+B)(A+B)
2 module lab3_que1(a,b,f);
  1 // Akshat Shah
2 // 21BCP322
                                                                                                                                    input a,b;
                                                                                                                                   4 module lab3_que1_tb; // creating a module
       reg A,B;
wire F;
       lab3_que1 a1(A,B,F); // Instantiating by order as declared in module
 10
11
12
13
14
       initial
                                     // beginning execution
          begin
             // assigning values as input
A=0;B=0;#1;
             %display("A=%b and B=%b ",A,B);
$display("F=%b",F);
 15
16
17
             A=0;B=1;#1;

$display("A=%b and B=%b ",A,B);

$display("F=%b",F);
 19
20
                                                              // for display of values entered
             A=1;B=0;#1;
$display("A=%b and B=%b",A,B);
$display("F=%b",F);
 25
26
27
28
29
30
31
32
             A=1;B=1;#1;
             $display("A=%b and B=%b ",A,B);
$display("F=%b",F);
             A=1;B=0;#1;
$display("A=%b and B=%b",A,B);
$display("F=%b",F);
 33
34
35
           end
                     // ending execution
          Sdumpfile("dump.vcd"); // for storing information of waveform
Sdumpvars(1); // specifying part of design to be stored as waveform
 40 endmodule
                         // enclosing the module
```

Fig 1.4.1- Testbench and design code

Output:

```
A=0 and B=0
F=0
A=0 and B=1
F=0
A=1 and B=0
F=0
A=1 and B=1
F=0
A=1 and B=0
```

Fig 1.4.2- output as truth table




Fig 1.4.3- Waveform of output

1.5 F(A, B) = ((A.B')' + ((A)'(B)')')'

Verilog Code:

```
testbench.sv
                                                                                                                                        design.sv 拱
                                                                                                         SV/Verilog Testbench
                                                                                                                                              1 // F(A, B)= ((A.B')'+((A)'(B)')')'
                                                                                                                                                module lab3_que1(a,b,f);
   4 module lab3_que1_tb;
                                                                                                                                                module lab_quet(a,b,i), input a,b; output f; assign f = \sim(\sim((\sim(a\&(\sim b)))| (\sim((\sim a)\&(\sim b))))); endmodule
                                        // creating a module
         lab3_que1 a1(A,B,F); // Instantiating by order as declared in module
 // beginning execution
               // assigning values as input
A=0;B=0;#1;
$display("A=%b and B=%b ",A,B);
$display("F=%b",F);
               A=0;B=1;#1;
$display("A=%b and B=%b ",A,B);
$display("F=%b",F);
                                                                       // for display of values entered
               A=1;B=0;#1;
$display("A=%b and B=%b",A,B);
$display("F=%b",F);
               A=1;B=1;#1;
$display("A=%b and B=%b ",A,B);
$display("F=%b",F);
               A=1;B=0;#1;
$display("A=%b and B=%b",A,B);
$display("F=%b",F);
                       // ending execution
               egin
Sdumpfile("dump.vcd"); // for storing information of waveform
$dumpvars(1); // specifying part of design to be stored as waveform
                             // enclosing the module
```

Fig 1.5.1- Testbench and design code

Output:

```
A=0 and B=0
F=1
A=0 and B=1
F=1
A=1 and B=0
F=1
A=1 and B=1
F=1
A=1 and B=0
F=1
```

Fig 1.5.2- Output as truth table



Fig 1.5.3- Waveform of output

1.6 $F(A, B) = (((A)' + B)' \cdot ((A)' + (B)')')'$

Verilog code:

```
| Cosign of Part | Company | Cosign of Part | Cosign of P
```

Fig 1.6.1- Testbench and design code

Output:

```
A=0 and B=0
```

F=1

A=0 and B=1

F=1

A=1 and B=0

F=1

A=1 and B=1

F=1

A=1 and B=0

F=1

Fig 1.6.2- Output as truth table



Fig 1.6.3- Waveform of output

Question 2: Implement the XOR gate using Behavioural and Structural code of Verilog Hardware Description Language.

Verilog Code:




Fig 2.1- Testbench and design code

Output:

```
A=0 and B=0
F=0
A=0 and B=1
F=1
A=1 and B=0
F=1
A=1 and B=1
F=0
```

Fig 2.2 Output as truth table



Fig 2.3- Waveform

<u>Question: 3</u>: Implement the following expression using the Verilog Hardware Description Language (HDL) (Structural Coding).

3.1 F(A, B, C)=(A'+B'+C')(A+B'+C')(A'+B+C')(A'+B')'

Verilog Code:




Fig 3.1.1 - Testbench and design code

Output:

```
A=0 and B=0 and C=0
F=0
A=0 and B=0 and C=1
F=0
A=0 and B=1 and C=0
F=0
A=0 and B=1 and C=1
F=0
```

Fig 3.1.2- Output as truth table



Fig 3.1.3- Output as truth table

3.2 F(A, B, C, D, E) = ((A+B).(C+D+E))

Verilog code:

```
testbench.sv
   1 // Akshat Shah
2 // 21BCP322
                                                                                                SV/Verilog Testbench
                                                                                                                                1 // F(A, B, C, D, E) = ((A+B).(C+D+E))'
                                                                                                                                   // Structural code
   4 // Test bench code
                                                                                                                                   module lab3_que3(a,b,c,d,e,f);
                                                                                                                                   input a,b,c,d,e;
output f;
wire p,q,r;
  7 module lab3_que3_tb;
8 reg A,B,C,D,E;
                                     // creating a module
                                                                                                                               or(p,a,b);
or(q,c,d,e);
        lab3_que3 a1(A,B,C,D,E,F); // Instantiating by order as declared in module
        initial
                                                                                                                                13 and(r,p,q);
                                     // beginning execution
          begin
                                                                                                                                15 not(f,r);
             // assigning values as input
A=0;B=0;C=0;D=0;E=0;#1;
$display("A=%b and B=%b and C=%b and D=%b and E=%b",A,B,C,D,E);
$display("F=%b",F);
                                                                                                                                17 endmodule
              A=0;B=0;C=0;D=1;E=0;\#1; \\ $display("A=\%b \ and \ B=\%b \ and \ C=\%b \ and \ E=\%b",A,B,C,D,E); \\ $display("F=\%b",F); 
             A=0;B=0;C=0;D=1;E=1;\#1; \\ $display("A=\%b \ and \ B=\%b \ and \ C=\%b \ and \ E=\%b",A,B,C,D,E); \\ $display("F=\%b",F); 
              A=0;B=0;C=1;D=0;E=0;\#1; $$display("A=\%b and B=\%b and C=\%b and D=\%b and E=\%b",A,B,C,D,E); $$display("F=\%b",F); $
                          // ending execution
        end
initial
          Sdumprile("dump.vcd"); // for storing information of waveform
Sdumpvars(1); // specifying part of design to be stored as waveform
     endmodule
                           // enclosing the module
```

Fig 3.2.1- Test bench and design code

Output:

```
A=0 and B=0 and C=0 and D=0 and E=0
F=1
A=0 and B=0 and C=0 and D=0 and E=1
F=1
A=0 and B=0 and C=0 and D=1 and E=0
F=1
A=0 and B=0 and C=0 and D=1 and E=1
F=1
A=0 and B=0 and C=1 and D=0 and E=0
F=1
```

Fig 3.2.2- output as truth table



Fig 3.2.3- Waveform of output

Question 4: Implement the following expression using universal NAND and NOR gate. Write down Verilog Structural and Behavioral code for that expression.

- 4.1 F(A, B, C)=(AB'C) + (AB'C')
- 1. By NAND gate

Verilog Code:

```
testbench.sv +
 1 // Akshat Shah
2 // 21BCP322
                                                                                         SV/Verilog Testbench
                                                                                                                        2 //By NAND gate
  4 // Test bench code
                                                                                                                        4 // Structural code
                                                                                                                        6 module lab3_que3(a,b,c,f);
  7 module lab3_que3_tb; // creating a module
                                                                                                                          input a,b,c;
                                                                                                                       8 output f;
9 wire b_not,c_not,p,q;
      reg A,B,C;
      lab3_que3 a1(A,B,C,F); // Instantiating by order as declared in module
                                                                                                                       10    nand(b_not,b);
11    nand(c_not,c);
                                                                                                                            nand(p,a,b_not,c);
                                                                                                                            nand(q,a,b_not,c_not);
nand(f,p,q);
                                  // beginning execution
                                                                                                                      15 endmodule
            // assigning values as input
           A=0;B=0;C=0;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
                                                                                                                       18 // behavioral code
                                                                                                                               module lab3_que3(a,b,c,f);
                                                                                                                               input a,b,c;
output f;
assign f = ~((~(a&&(~(b&&b))&&(~(a&&(~(b&&b))&&(~(c&&c)))))));
endmodule
           A=0;B=0;C=1;#1;
$display("A=%b and B=%b and C=%b ",A,B,C);
$display("F=%b",F); //for display of values entered
          A=0;B=1;C=0;#1;   
   $display("A=%b and B=%b and C=%b ",A,B,C);   
   $display("F=%b",F);   
   }
          33
                        // ending execution
           end
      initial
            SdumpFile("dump.vcd"); // for storing information of waveform
Sdumpvars(1); // specifying part of design to be stored as waveform
           $dumpvars(1);
 40 endmodule
                        // enclosing the module
```

Fig 4.1.1- Test bench and design code

2. By NOR gate:

Verilog Code:

```
testbench.sv +
                                                                                                                                                         SV/Verilog Testbench
                                                                                                                                                                                                             1 // F(A, B, C)=(AB'C) + (AB'C')
2 //By NOR gate
    4 // Test bench code
                                                                                                                                                                                                             4 // Structural code
                                                                                                                                                                                                         module lab3_que3(a,b,c,f);
finput a,b,c;
sutput f;
sutput f;
nor(a_not,a);
nor(a_not,a);
nor(c_not,c);
nor(c_not,c);
nor(a_not,b,c_not);
nor(a_not,b,c,not);
nor(a_not,b,c);
nor(f,a_not,b,c);
nor(f,e,a);
for nor(f,r);
for endmodule
    module lab3_que3_tb; // creating a module
reg A,B,C;
           reg A,B,C;
wire F;
lab3_que3 a1(A,B,C,F); // Instantiating by order as declared in module
                                                          // beginning execution
                    // assigning values as input
A=0;B=0;C=0;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
                   A=0;B=0;C=1;#1;

$display("A=%b and B=%b and C=%b ",A,B,C);

$display("F=%b",F); //for display of values entered
                                                                                                                                                                                                                        \label{lab3_que3} $$ module $$ lab3_que3(a,b,c,f); $$ input a,b,c; $$ output $f; $$ assign $f = \sim(\sim((\sim(a||a))||(b)||(\sim((\sim(a||a))||(c))))); $$ endmodule $$
                   \begin{array}{lll} A=0;B=1;C=0;\#1;\\ \$display("A=\%b \ and \ B=\%b \ and \ C=\%b \ ",A,B,C);\\ \$display("F=\%b",F); \end{array} 
                   \begin{array}{lll} A=0;B=1;C=1;\#1;\\ \$display("A=\%b \ and \ B=\%b \ and \ C=\%b \ ",A,B,C);\\ \$display("F=\%b",F); \end{array} 
          end // ending execution
initial
begin
Sdumpfile("dump.vcd"); // for storing information of waveform
Sdumpvars(1); // specifying part of design to be stored as waveform
 39 end
40 endmodule
41
                                         // enclosing the module
```

Fig 4.1.2- Test bench and design code

Output:

```
A=0 and B=0 and C=0
F=0
A=0 and B=0 and C=1
F=0
A=0 and B=1 and C=0
F=0
A=0 and B=1 and C=1
F=0
```

Fig 4.1.3- Output as truth table




Fig 4.1.4- Waveform of output

4.2 F(A, B) = A'B' + AB' + A'B + AB

1. By NOR gate

Verilog Code:

```
testbench.sv +
                                                                                                        SV/Verilog Testbench
                                                                                                                                            1 // F(A, B)= A'B' + AB' + A'B + AB
2 //By NOR gate
  1 // Akshat Shah
  2 // 21BCP322
  4 // Test bench code
                                                                                                                                             // Structural code
                                                                                                                                            6 module lab3_que3(a,b,f);
                                                                                                                                            7 input a,b;
8 output f;
  7 module lab3_que3_tb; // creating a module
       reg A,B;
                                                                                                                                            9 wire a_not,b_not,p,q,r,s,t;
0 nor(a_not,a);
1 nor(b_not,b);
        lab3_que3 a1(A,B,F); // Instantiating by order as declared in module
                                                                                                                                          nor(b_not,b);
nor(p,a,b);
nor(q,a_not,b);
nor(q,a_not,b);
nor(s,a_not,b_not);
nor(s,a_not,b_not);
nor(f,p,q,r,s);
nor(f,t);
endmodule
                                       // beginning execution
              // assigning values as input
             A=0;B=0;#1;
$display("A=%b and B=%b",A,B);
$display("F=%b",F);
19
20
21
22
23
24
25
26
27
28
29
30
31
32
             A=0;B=0;#1;
$display("A=%b and B=%b ",A,B);
$display("F=%b",F); //for display of values entered
                                                                                                                                          21 // behavioral code
                                                                                                                                                     module lab3_que3(a,b,f);
                                                                                                                                                     input a.b:
           A=0;B=1;#1;

$display("A=%b and B=%b ",A,B);

$display("F=%b",F);
                                                                                                                                                    output f; assign f = \langle (((((a|b)))|((a|b)))|(((a|b)))) \rangle;
                                                                                                                                                    endmodule
           A=0;B=1;#1;

$display("A=%b and B=%b ",A,B);

$display("F=%b",F);
                                                                                                                                                */
33
34
                           // ending execution
        end
initial
             Sdumpfile("dump.vcd"); // for storing information of waveform

Sdumpvars(1); // specifying part of design to be stored as waveform
             $dumpvars(1);
                            // enclosing the module
 40 endmodule
```

Fig 4.2.1- Test bench and design code

2. By NAND gate:

Verilog code:

```
SV/Verilog Testbench
                                                                                                                                                              // F(A,B) = A'B' + AB' + A'B + AB
//Structural Code
   4 // Test bench code
                                                                                                                                                              module lab3_que4(a,b,f);
                                                                                                                                                         5 input a,b;
output f;
8 wire p,q.r,s;
nand(a,not,a);
10 nand(b,not,b);
11 nand(p,a,not,b,not);
12 nand(q,a,b,not);
13 nand(r,a,not,b);
14 nand(s,a,b);
15 nand(f,p,q,r,s);
16 endmodule
   module lab3_que4_tb; // creating a module

reg A,B;
lab3_que4 a1(A,B,F); // Instantiating by order as declared in module
                                            // beginning execution
               // assigning values as input
A=0;B=0;#1;
$display("A=%b and B=%b",A,B);
$display("F=%b",F);
                                                                                                                                                                    Behavioral Code
                A=0; B=1; \#1; $ display("A=\%b and B=\%b ",A,B); $ display("F=\%b",F); //for display of values entered 
                                                                                                                                                                    module lab3_que4(a,b,f);
             A=1;B=0;#1;

$display("A=%b and B=%b ",A,B);

$display("F=%b",F);
                                                                                                                                                                 assign f = \sim ((\sim (\sim a\&\sim b)) \& (\sim (a\&\sim b)) \& (\sim (\sim a\&b))) \& (\sim (a\&b))):
                                                                                                                                                                 ×/
             A=1;B=1;#1;
$display("A=%b and B=%b ",A,B);
$display("F=%b",F);
                               // ending execution
            Sdumprars(1); // for storing information of waveform Sdumpvars(1); // specifying part of design to be stored as waveform
                               // enclosing the module
```

Output:

```
A=0 and B=0
F=1
A=0 and B=0
F=1
A=0 and B=1
F=1
A=0 and B=1
F=1
```

Fig 4.2.2 Output as truth table




Fig 4.2.3- Waveform of output

<u>Question 5</u>: Write down three modules in a single Verilog code to design AND, OR and NOT gate. Now use those modules to design the XOR gate. Use AND, OR and NOT gate as the instances to implement the XOR gate. Write the corresponding Testbench code for the verification of your XOR gate.

Verilog Code:




Fig 5.1- Test bench and design code

Output:

table

A=0 and B=0 F=0 A=0 and B=1 F=1 A=1 and B=0 F=1 A=1 and B=1 F=0 Fig 5.2- Output as truth




Fig 5.3- Waveform of output

Question 6: Consider the following expression:

$$Y = A'.B'.C' + A'.B.C' + A.B'.C' + A.B'.C$$

- (i) Generate the Truth Table manually for the same.
- (ii) Design one three input 'And' gate module and one four input 'OR' gate module using Verilog. Instantiate those two modules to design the above-mentioned expression. Design the corresponding TestBench code for the verification purpose.
- (iii) Now Minimize the given expression.
- (iv) Design again 'AND' gate and 'OR' gate module with required number of inputs and instantiate them to implement the minimized expression. Design the corresponding Test Bench code for the verification purpose.

(i) Truth table:

A	В	С	A'B'C'	A'BC'	AB'C'	AB'C	Y
0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	0
0	1	0	0	1	0	0	1
0	1	1	0	0	1	0	1
1	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0
1	1	0	0	0	0	0	0
1	1	1	0	0	0	0	0

(ii) <u>Verilog Code</u>:

```
SV/Verilog Testbench
1 // Akshat Shah
2 // 21BCP322
                                                                                                                                            1 // Y = A'.B'.C'+ A'.B.C'+ A.B'.C'+ A.B'.C
                                                                                                                                              // 3 input AND gate
module and_gate(output d,input a,b,c);
sssign d = a&b&c;
  4 // test bench code for XOR gate
 6 module lab3_que3_tb; // creating a module
                                                                                                                                                endmodule
       reg A,B,C;
wire F;
                                                                                                                                              8 // 4 input OR gate
       lab3_que3 a1(A,B,C,F); // Instantiating by order as declared in module
                                                                                                                                              9 module or_gate(output z,input p,q,r,s);
                                                                                                                                                  assign z = p|q|r|s;
                                                                                                                                            11 endmodule
       initial
                                        // beginning execution
                                                                                                                                            // instantiating given expression
15 module lab3_que3( input u,v,w ,output o);
              // assigning values as input
             A=0;B=0;C=0;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
                                                                                                                                                   wire a_not,b_not,c_not,x,y,d,e;
                                                                                                                                                   not(a_not,u);
              $display("F=%b",F);
                                                                                                                                                  not(b_not,v);
not(c_not,w);
19
20
21
22
23
24
25
26
27
28
                                                                                                                                                  not(_not,w);
and_gate al(.d(x),.a(a_not),.b(b_not),.c(c_not));
and_gate a2(.d(y),.a(a_not),.b(y),.c(c_not));
and_gate a3(.d(d),.a(u),.b(b_not),.c(c_not));
and_gate a4(.d(e),.a(u),.b(b_not),.c(w));
or_gate o1(.z(o),.p(x),.q(y),.r(d),.s(e));
             A=0;B=0;C=1;\#1;\\ \$ display("A=\%b \ and \ B=\%b \ and \ C=\%b",A,B,C); \ /\!/ \ for \ display \ of \ values \ entered \\ \$ display("F=\%b",F);
           A=0;B=1;C=0;#1;
$display("A=%b and B=%band C=%b",A,B,C);
$display("F=%b",F);
                                                                                                                                            25 endmodule
            A=;B=1;C=1;#1;
             $display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
29
30
31
32
33
34
                      // ending execution
        initial
          begin
             Sdumpfile("dump.vcd"); // for storing information of waveform
$dumpvars(1); // specifying part of design to be stored as waveform
40 endmodule
                            // enclosing the module
```

Fig 6.1- Test bench and design code

Output:

```
a=0, b=0, c=0
y=1
a=0, b=0, c=1
y=0
a=0, b=1, c=0
y=1
a=0, b=1, c=1
y=0
```

Fig 6.2- Output as truth table

(iii) Minimal Expression: Y = A'C' + AB'

(iv) Verilog Code:

```
1 // Akshat Shah
2 // 21BCP322
                                                                                                           SV/Verilog Testbench
                                                                                                                                                module and_gate(input a,b, output c);
assign c = a & b;
endmodule
  4 // test bench code for XOR gate
                                                                                                                                                  module or_gate(input x,y, output z);
  6 module lab3_que6_tb; // creating a module
                                                                                                                                                  assign z= x|y;
endmodule
       lab3_que6 a1(A,B,C,F); // Instantiating by order as declared in module
                                                                                                                                               9 module not_gate(input h, output i);
10 assign i = ~h;
11 endmodule
      initial
                                        // beginning execution
                                                                                                                                               13 module lab3_que6(u,v,w,o);
                                                                                                                                               14 input u,v,w;
             // assigning values as input
A=0;B=0;C=0;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
                                                                                                                                              15 output o;
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
                                                                                                                                                     wire u_not,v_not,w_not,p,q;
not_gate n1(u,u_not);
                                                                                                                                                     not_gate n2(v,v_not);
             A=0;B=0;C=1;\#1;\\ $display("A=\%b \ and \ B=\%b \ and \ C=\%b",A,B,C); \ // \ for \ display \ of \ values \ entered\\ $display("F=\%b",F);
                                                                                                                                                     not_gate n3(w,w_not);
                                                                                                                                              and_gate a1(u,v_not,q);
and_gate a2(u_not,w_not,p);
or_gate o1(q,p,o);
endmodule
           A=0;B=1;C=0;#1;
$display("A=%b and B=%band C=%b",A,B,C);
$display("F=%b",F);
           A=0;B=1;C=1;#1;
$display("A=%b and B=%b and C=%b",A,B,C);
$display("F=%b",F);
      end
initial
                     // ending execution
             Sdumpfile("dump.vcd"); // for storing information of waveform
$dumpvars(1); // specifying part of design to be stored as waveform
40 endmodule
                             // enclosing the module
```

Fig 6.3- Test bench and design code

Output:

```
A=0 and B=0 and C=0
F=1
A=0 and B=0 and C=1
F=0
A=0 and B=1and C=0
F=1
A=0 and B=1 and C=1
F=0
```

Fig 6.4- Output as truth table



Fig 6.5- Waveform of output

