
Name - Akshat Shah

Roll No - 21BCP322

Sem – III

Digital Electronics and Computer Organization Lab

Course Code – 20CP203P



Department of Computer Science Engineering School of Technology, Pandit Deendayal Energy University

Date:12-10-2022

Assignment-7

List of Questions:

Question 1: Write a Verilog code to implement BCD to seven segment display Decoder. Prepare the Truth Table and circuits and verify the same using Test Bench.

About Seven segment display:

- A seven-segment display (SSD) is a form of electronic display device for displaying decimal numbers.
- It has seven segments and we can use it to display 2^7=128 character combinations and we can form combinations of display numerical from 0 to 9.
- Each display unit is represented by a dot point.




Fig-1: Display of decimal nos using SSD

Applications:

- 1. Digital clocks
- 2. Clock radios
- 3. Calculators
- 4. Vehicle odometers


Test bench:

```
2 //Akshat Shah
 3 //21BCP322
 4 module tb_segment7;
                                                                             3 module segment7(
                                                                                    bcd,
       reg [3:0] bcd;
                                                                                    seg
      wire [6:0] seg;
                                                                                   );
                                                                             6
      integer i;
8
                                                                                    //Declare inputs, outputs and internal variables.
                                                                             8
10
       // Instantiate the Unit Under Test (UUT)
                                                                                    input [3:0] bcd;
      segment7 uut (
11
                                                                                    output [6:0] seg;
                                                                            10
12
          .bcd(bcd),
                                                                                    reg [6:0] seg;
                                                                            11
          .seg(seg)
13
                                                                            12
                                                                            13 //always block for converting bcd digit into 7 segment format
14
15
                                                                            14
                                                                                   always @(bcd)
16 //Apply inputs
                                                                            15
                                                                                   begin
       initial begin
                                                                                       case (bcd) //case statement
17
                                                                            16
        for (i = 0; i < 10; i = i+1) //run loop for 0 to 15.
18
                                                                                            0 : seg = 7'b0000001;
                                                                            17
          begin
19
                                                                                           1 : seg = 7'b1001111;
                                                                            18
                                                                                          2 : seg = 7'b0010010;
3 : seg = 7'b0000110;
20
              bcd = i;
                                                                            19
21
              #10; //wait for 10 ns
                                                                            20
             $display("%b",seg);
                                                                                           4 : seg = 7'b1001100;
22
                                                                            21
          end
23
                                                                            22
                                                                                           5 : seg = 7'b0100100;
                                                                                           6 : seg = 7'b0100000;
7 : seg = 7'b0001111;
       end
24
                                                                            23
25 initial
                                                                            24
                                                                                            8 : seg = 7'b0000000;
26 begin
                                                                            25
27
       $dumpfile("dump.vcd");
                                                                                            9 : seg = 7'b0000100;
      $dumpvars(1);
28
                                                                                            //switch off 7 segment character when the bcd
                                                                            27
29 end
                                                                               digit is not a decimal number.
30
                                                                                           default : seg = 7'b1111111;
                                                                            28
31 endmodule
                                                                                        endcase
                                                                            29
                                                                            30
                                                                                   end
33
                                                                            31
                                                                            32 endmodule
```

Fig-1.1 Verilog Code for SSD

Output:


Circuit diagram:



Decimal	lr	put	line	S		(Display				
Digit	A	В	C	D	a	b	C	d	е	f	g	pattern
0	0	0	0	0	1	1	1	1	1	1	0	8
1	0	0	0	1	0	1	1	0	0	0	0	8
2	0	0	1	0	1	1	0	1	1	0	1	0
3	0	0	1	1	1	1	1	1	0	0	1	В
4	0	1	0	0	0	1	1	0	0	1	1	8
5	0	1	0	1	1	0	1	1	0	1	1	8
6	0	1	1	0	1	0	1	1	1	1	1	8
7	0	1	1	1	1	1	1	0	0	0	0	8
8	1	0	0	0	1	1	1	1	1	1	1	8
9	1	0	0	1	1	1	1	1	0	1	1	80

2. Design a 3:8 Decoder using Logisim.


Circuit Diagram:



52	51	50	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

3. Design a 3:8 Decoder using two 2:4 Decoder using Logisim.

Circuit diagram:



Truth table:

52	S1	50	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
0	0	0	- 1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

232 - Logic Design / 03

Q0 = 52' 51' 50'

Q1 = 52' 51' 50

Q2 = 52' 51 50'

Q3 = 52' 51 50

Q4 = 52 51' 50'


Q5 = 52 51' 50

Q6 = 52 51 50'

Q7 = 52 51 50

4.Design an 8:3 Priority Encoder using Logisim


Circuit diagram:



		Binary Output								
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D_1	D ₀	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	X	0	0	1
0	0	0	0	0	1	Х	X	0	1	0
0	0	0	0	1	Х	Х	X	0	1	1
0	0	0	1	Х	Х	Х	X	1	0	0
0	0	1	Х	Х	Х	Х	Х	1	0	1
0	1	Х	Х	Х	Х	Х	Х	1	1	0
1	Х	Х	Х	Х	Х	Х	X	1	1	1


5. Design a 4:1 Multiplexer using Logisim.

Circuit diagram:



Selection	Output	
S ₁	S ₀	Υ
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

6. Design a 1:8 Demultiplexer using Logisim.



	INP	JT	OUTPUT										
S ₂	S1	So	d7	d6	d5	d4	d3	d2	d1	d0			
0	0	0	0	0	0	0	0	0	0	1			
0	0	1	0	0	0	0	0	0	1	0			
0	1	0	0	0	0	0	0	1	0	0			
0	1	1	0	0	0	0	1	0	0	0			
1	0	0	0	0	0	1	0	0	0	0			
1	0	1	0	0	1	0	0	0	0	0			
1	1	0	0	1	0	0	0	0	0	0			
1	1	1	1	0	0	0	0	0	0	0			