Date: 9-11-2022

$\underline{Assignment-10}$

Aim: To understand about the conversions from one flipflop to another.

<u> 1 ab</u>	ole of Contents	
SR	FF TO JK FF	2
JK_		5
JK_	_FF TO T_FF	7

=> Use the table 1, describing the input and output states of various flip-flops for your reference.

Present State			SR flip-flop D inputs	D flip-flop input	JK flip-flop inputs		T flip-flop input
Q t	$oldsymbol{\mathtt{Q}}{t+1}$	S	R	D	J	К	T
0	0	0	х	0	0	x	0
0	1	1	0	1	1	X	1
1	0	0	1	0	х	1	1
1	1	х	0	1	х	0	0

- Q1) The J-K flip-flop is basically a gated S-R flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level "1".
- **1)** Use the table-1 to develop the conversion table for S-R to J-K flip-flop and generate the conversion expression between JK and SR via K map.
- **2)** Use this conversion expression to Modify the S-R flip flop created in last lab into JK flip flop.
- 3) Verify the functionality of J-K flip flop using suitable Testbench.

Step 1:

Q _n	Q _{n+1}	s	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	Х	0

Excitation table of SR Flipflop


Step 2: Characteristic table of jk flipflop

	JK flip-flo _l							
C	Characteristic table							
J	K	Comment	Q _{next}					
0	0	hold state	Q					
0	1	reset	0					
1	0	set	1					
1	1	toggle	Q					

Step 3: conversion table from sr to jk FF

J-K Inputs		Out	Outputs		nputs
J	К	Qp	Qp+1	S	R
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	1	X	0
1	1	0	1	1	0
1	1	1	0	0	1

k-map conversion:



Verilog Code:

```
2 module tb_jk_ff;
                                                                                                           2 module sr_ff(s, r, q, qbar);
 3 reg j, k, CLK;
4 wire Q, QBAR;
                                                                                                                  input s, r;
output q, qbar;
                                                                                                                  nand(q, s, qbar);
                                                                                                                  nand(qbar, r, q);
     jk_ff dut (j, k, CLK,Q,QBAR) ;
                                                                                                            endmodule
module jk_ff (j, k, clk, q, qbar);
input j, k, clk;
output q, qbar;
wire sn = clk & qbar & j;
wire rn = clk & q & k;
10
Q, QBAR);
11 j= 0; k= 1; CLK=1; # 1;
12 $display ( "CLK = %b, j = %b, k = %b, Q = %b, QBAR = %b",CLK,j, k,
12 Q, QBAR);
Q, QBAR);
13 j= 1; k= 0; CLK=1; # 1;
14 $display ( "CLK = %b, j = %b, k = %b, Q = %b, QBAR = %b",CLK,j, k,
                                                                                                                  sr_ff SRL (sn, rn, q, qbar);
                                                                                                          16 endmodule
Q, QBAR);

15  j= 1; k= 1; CLK=1; # 1;

16  $display ( "CLK = %b, j = %b, k = %b, Q = %b, QBAR = %b",CLK,j, k,
Q, QBAR);
17 $finish;
19 end
20 initial
21 begin
22 $dumpfile("dump.vcd");
23 $dumpvars (1);
24 end
25 endmodule
```

Output:

```
[2022-11-12 22:37:56 EST] iverilog '-Wall' design.sv testbook VCD info: dumpfile dump.vcd opened for output.

CLK = 1, j = 0, k = 0, Q = 1, QBAR = 1

CLK = 1, j = 0, k = 1, Q = 1, QBAR = 0

CLK = 1, j = 1, k = 0, Q = 0, QBAR = 1

CLK = 1, j = 1, k = 1, Q = 0, QBAR = 1

Finding VCD file...

./dump.vcd

[2022-11-12 22:37:57 EST] Opening EPWave...

Done
```

Output:



(figure 1.1: EPWave output)

- Q2) Now lets convert the J-K flipflop created in question 1 into D flipflop. One can use the table 1 to perform similar steps as per previous solution for this conversion.
- **1)** Develop the behavioural Verilog module of D flip-flop, converting it from a J-K flip flop. You may utilize if-else statements to develop your verilog code.
- 2) Verify the functionality via a suitable test bench code.

Step 1: Excitation table of jk ff

Q _N	Q _{N+1}	J	K
0	0	0	X
0	1	1	X
1	1	X	0
1	0	X	1


Step 2: Characteristic table of d ff

D	D Q(t+1)				
0	0	Reset			
1	1	Set			

Step 3: Conversion table

D Input	Outputs Qp Qp+1		<u>J-K I</u>	nputs K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	0	X	0

K-map conversion:



Verilog Code:

```
2 ///LDC7941
3 module tb_d_ff;
4 reg d, CLK;
5 wire Q, QBAR;
6
6
6
6
6
7 d_ff dut (d, CLK,Q,QBAR);
8 initial
9 begin
10 d = 0; CLK=1; # 1;
12 Sdisplay ( "CLK = %b, d = %b, Q = %b, QBAR = %b",CLK,d, Q, QBAR);
14 Sfirish;
15 Sdisplay ( "CLK = %b, d = %b, Q = %b, QBAR = %b",CLK,d, Q, QBAR);
15 fe end
17 initial
18 begin
18 begin
19 Sdumprile ("dump.vcd");
19 Sdumprile ("dump.vcd");
20 Sdumpvars (1);
21 module ts_li(s, r, q, qoar);
3 input s, r;
4 output q, qbar;
6 nand(q, s, qbar);
6 nand(qbar, r, q);
7 endmodule
8 module jk_ff (j, k, clk, q, qbar);
10 input j, k, clk;
11 output q, qbar;
12 wire sn = clk & qbar & j;
13 wire rn = clk & q & k;
14 sr_ff SRL (sn, rn, q, qbar);
15 endmodule
16
17 module d_ff(input d,input clk, output q, output qbar);
18 wire tl,t2;
19 assign tl = d;
20 assign tl = d;
21 jk_ff jkf(tl,t2,clk,q,qbar);
22 endmodule
23
```

Output:

```
[2022-11-12 22:49:04 EST] iverilog '-Wall' design
VCD info: dumpfile dump.vcd opened for output.
CLK = 1, d = 0, Q = 1, QBAR = 0
CLK = 1, d = 1, Q = 0, QBAR = 1
Done
```

Output:



(figure 2.1: EPWave output)

- Q3) Develop a characteristic table of T flip-flop along with the excitation inputs of JK flip flop from table 1.
- 1) Use K map to develop the conversion relation between T and JK flip-flop.
- **2)** Develop a behavioural Verilog module for JK flip-flop using case statements. Modify it to act like a T flip-flop.
- **3)** Validate the modification via a suitable test bench.

Step 1: Excitation table of jk ff:

Q _N	Q _{N+1}	J	К
0	0	0	X
0	1	1	X
1	1	X	0
1	0	X	1


Step 2: Characteristic table of T ff:

Т	Q(t+1)	
0	Q(t)	No change
1	Q(t)'	Toggle

Step 3: Conversion table:

T Input	Out Qp	puts Qp+1	<u>J-K I</u>	inputs K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1


K-map conversion:



Verilog Code:

```
2 module test;
i reg clk-0;
i reg tw0;
i reg reset-1;
i wire a, qnot;
i jkff dut(reset, clk,t,q,qnot);
i initial
i hegin
i sharpvars(l);
i sharpvars(l);
i sest-1 h0;
i sest-1 h0;
i sharpvars(l);
i shar
```

Output:



(figure 3.1: EPWave output)